欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC440GX-3CF800C 参数 Datasheet PDF下载

PPC440GX-3CF800C图片预览
型号: PPC440GX-3CF800C
PDF下载: 下载PDF文件 查看货源
内容描述: 的Power PC 440GX嵌入式处理器 [Power PC 440GX Embedded Processor]
分类和应用: PC
文件页数/大小: 93 页 / 1501 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC440GX-3CF800C的Datasheet PDF文件第66页浏览型号PPC440GX-3CF800C的Datasheet PDF文件第67页浏览型号PPC440GX-3CF800C的Datasheet PDF文件第68页浏览型号PPC440GX-3CF800C的Datasheet PDF文件第69页浏览型号PPC440GX-3CF800C的Datasheet PDF文件第71页浏览型号PPC440GX-3CF800C的Datasheet PDF文件第72页浏览型号PPC440GX-3CF800C的Datasheet PDF文件第73页浏览型号PPC440GX-3CF800C的Datasheet PDF文件第74页  
Revision 1.15 – August 30, 2007  
440GX – Power PC 440GX Embedded Processor  
Data Sheet  
I/O Specifications—All Speeds (Sheet 1 of 7)  
Notes:  
1. Ethernet interface meets timing requirements as defined by IEEE 802.3 standard.  
2. PCI-X timings are for asynchronous operation up to 133MHz. PCI-X input setup time requirement is 1.2ns for 133MHz and  
1.7ns for 66MHz. PCI timings (in parentheses) are for asynchronous operation up to 66MHz. PCI output hold time  
requirement is 1ns for 66MHz and 2ns for 33MHz.  
3. The clock frequency for RMII operation is 50MHz ± 100ppm.  
4. The clock frequency for SMII operation is 125MHz ± 100ppm.  
5. These are DDR signals that can change on both the positive and negative clock transitions.  
Input (ns)  
Output (ns)  
Output Current (mA)  
Signal  
Clock  
Notes  
Setup Time  
(TIS min)  
Hold Time  
(TIH min)  
Valid Delay  
(TOV max)  
Hold Time  
(TOH min)  
I/O H  
(minimum)  
I/O L  
(minimum)  
PCI-X Interface  
PCIXAD00:63  
PCIXC3:0[BE3:0]  
PCIXParLow  
PCIParHigh  
PCIXFrame  
PCIXINT  
Note 2 (3)  
Note 2 (3)  
Note 2 (3)  
Note 2 (3)  
Note 2 (3)  
na  
0.5 (0)  
0.5 (0)  
0.5 (0)  
0.5 (0)  
0.5 (0)  
na  
3.8 (6)  
3.8 (6)  
3.8 (6)  
3.8 (6)  
3.8 (6)  
dc  
0.7 (Note 2)  
0.7 (Note 2)  
0.7 (Note 2)  
0.7 (Note 2)  
0.7 (Note 2)  
dc  
0.5  
0.5  
0.5  
0.5  
0.5  
0.5  
0.5  
0.5  
0.5  
0.5  
na  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
1.5  
na  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
2
2
2
2
2
async  
PCIXIRDY  
Note 2 (3)  
Note 2 (3)  
Note 2 (3  
Note 2 (3)  
Note 2 (3)  
Note 2 (3)  
Note 2 (3)  
dc  
0.5 (0)  
0.5 (0)  
0.5 (0)  
0.5 (0)  
0.5 (0)  
0.5 (0)  
0.5 (0)  
dc  
3.8 (6)  
3.8 (6)  
3.8 (6)  
3.8 (6)  
na  
0.7 (Note 2)  
0.7 (Note 2)  
0.7 (Note 2)  
0.7 (Note 2)  
na  
2
PCIXTRDY  
PCIXStop  
2
2
PCIXDevSel  
PCIXIDSel  
PCIXPErr  
2
2
2
3.8 (6)  
3.8 (6)  
na  
0.7 (Note 2)  
0.7 (Note 2)  
na  
0.5  
0.5  
na  
1.5  
1.5  
na  
PCIXSErr  
2
PCIXClk  
async  
PCIXReset  
PCIXReq64  
PCIXAck64  
PCIXCap  
na  
na  
na  
na  
na  
na  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
PCIXClk  
Note 2 (3)  
Note 2 (3)  
Note 2 (3)  
0.5 (0)  
0.5 (0)  
0.5 (0)  
3.8 (6)  
3.8 (6)  
na  
0.7 (Note 2)  
0.7 (Note 2)  
na  
0.5  
0.5  
na  
1.5  
1.5  
na  
2
2
2
2
2
2
2
PCIX133Cap  
PCIXM66En  
PCIXReq0:5  
PCIXGnt0:5  
3.8  
0.7  
0.5  
na  
1.5  
na  
Note 2 (3)  
Note 2 (3)  
na)  
0.5 (0)  
0.5 (0)  
na  
na  
na  
na  
na  
na  
na  
3.8 (6)  
0.7 (Note 2)  
0.5  
1.5  
70  
AMCC