欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC440GP-3RC400C 参数 Datasheet PDF下载

PPC440GP-3RC400C图片预览
型号: PPC440GP-3RC400C
PDF下载: 下载PDF文件 查看货源
内容描述: 的Power PC 440GP嵌入式处理器 [Power PC 440GP Embedded Processor]
分类和应用: 微控制器和处理器外围集成电路微处理器PC时钟
文件页数/大小: 83 页 / 1393 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC440GP-3RC400C的Datasheet PDF文件第70页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第71页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第72页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第73页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第75页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第76页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第77页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第78页  
Revision 1.07 – October 4, 2007  
440GP – Power PC 440GP Embedded Processor  
Data Sheet  
I/O Timing—DDR SDRAM T and T  
SD  
HD  
Notes:  
1. TSD and THD are measured under worst case conditions.  
2. The time values in the table include 1/4 of a cycle at the indicated clock speed.  
3. To obtain adjusted TSD and THD values for lower clock frequencies, subtract 1.875 ns from the values in the table and add  
1/4 of the cycle time for the lower clock frequency (e.g., TSD - 1.875 + 0.25TCYC).  
TSD (ns)  
THD (ns)  
Clock Speed (MHz)  
Signal Names  
Reference Signal  
DQS0  
133  
133  
133  
133  
133  
133  
133  
133  
133  
MemData00:07, DM0  
MemData08:15, DM1  
MemData16:23, DM2  
MemData24:31, DM3  
MemData32:39, DM4  
MemData40:47, DM5  
MemData48:55, DM6  
MemData56:63, DM7  
ECC0:7, DM8  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
1.375  
DQS1  
DQS2  
DQS3  
DQS4  
DQS5  
DQS6  
DQS7  
DQS8  
DDR SDRAM Read Operation  
The following examples of timing for DDR SDRAM read operations are based on the relationship between the  
incoming data and the PLB clock signal. Since the PLB clock cannot be directly observed, the delay of  
MemClkOut(0) relative to the PLB clock (T ) is provided.  
MD  
The internal Read Clock signal, like MemClkOut0, is derived from the PLB clock and can be delayed relative to the  
PLB clock by programming the RDCT and RDCD fields in the SDRAM0_TR1 register. The delay can be  
programmed from 0 to 1/2 cycle in steps using RDCT. Setting RDCD results in a 1/2 cycle delay plus the value set  
in RDCT. The delay of Read Clock relative to the PLB clock (T ) shown below assumes the programmable Read  
RD  
Clock delay is set to zero.  
74  
AMCC  
 复制成功!