欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC405EX-NPAFFFTX 参数 Datasheet PDF下载

PPC405EX-NPAFFFTX图片预览
型号: PPC405EX-NPAFFFTX
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerPC 405EX嵌入式处理器 [PowerPC 405EX Embedded Processor]
分类和应用: PC
文件页数/大小: 67 页 / 996 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第7页浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第8页浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第9页浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第10页浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第12页浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第13页浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第14页浏览型号PPC405EX-NPAFFFTX的Datasheet PDF文件第15页  
Revision 1.09 - August 21, 2007  
PPC405EX – PowerPC 405EX Embedded Processor  
Preliminary Data Sheet  
• PCI-Express to PCI-Express opaque (Non-Transparent) bridge  
• Power Management  
• Supports one virtual channel (VC0) with no Traffic Class (TC) filtering  
• Maximum Payload block size 256B  
• Supports up to 512B maximum Read request size  
• Requests supported:  
– Up to two posted outbound Write requests (memory and messages)  
– Up to two posted inbound Write requests  
– Up to two outbound Read requests outstanding on PCI Express  
– Up to two inbound Read requests outstanding on PCI Express  
– Outbound I/O request as a PCI Express Root Port  
– Inbound I/O request as a PCI Express End Point  
• Buffering in each PCI Express Port for the following transaction types:  
– 1KB Replay buffer: up to eight in flight transactions  
– 512B for Outbound posted Writes  
– 512B for Outbound Reads completion  
– 512B for Inbound posted Writes  
– 512B for Inbound Reads completion  
• Parity checking on each buffer  
• POM Programmable Outbound Memory Regions: 3 Memory, 1 I/O, 1 Message, 1 config, 1 Internal Regs  
• PIM Programmable Inbound Memory Regions: 4 Memory, 1 I/O, 1 Expansion ROM  
• INTx Interrupts support (PCI legacy):  
– Up to four INTx Termination for Root Ports. A/B/C/D interrupts are wired to the UIC  
– A/B/C/D INTx types Generation for Endpoints  
• MSI - Message Signaled Interrupts  
– MSI Generation for End Point  
– MSI Termination for Root Ports  
– MSI_X Termination for Root Ports  
Security Function  
The built-in security function is a cryptographic engine attached to the 128-bit PLB with built-in DMA and interrupt  
controllers.  
Features include:  
• Federal Information Processing Standard (FIPS) 140-2 design  
• Support for an unlimited number of Security Associations (SA)  
• Different SA formats for each supported protocol (IPsec, SSL/TLS/DTLS, MACSec, SGT L2/L3 and sRTP)  
• Internet Protocol Security (IPSec) features  
– Full packet transforms (ESP & AH)  
– Complete header and trailer processing (IPv4 and IPv6)  
– Multi-mode automatic padding  
– "Mutable bit" handler for AH, including IPv4 option and IPv6 extension headers  
• Secure Socket Layer (SSL), Transport Layer Security (TLS), and Datagram Transport Layer Security (DTLS)  
– Packet transforms  
– One-pass hash-then-encrypt or decrypt-then-hash for SSL, TLS and DTLS packet transforms using ARC4  
Stream Cipher  
• Secure Real-Time Protocol (sRTP) features  
– Packet transforms  
– ROC removal and TAG insertion  
– Variable bypass offset of header length per packet  
AMCC Proprietary  
11