欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC405CR-3BC266C 参数 Datasheet PDF下载

PPC405CR-3BC266C图片预览
型号: PPC405CR-3BC266C
PDF下载: 下载PDF文件 查看货源
内容描述: 405CR的PowerPC嵌入式处理器 [PowerPC 405CR Embedded Processor]
分类和应用: PC
文件页数/大小: 42 页 / 820 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC405CR-3BC266C的Datasheet PDF文件第4页浏览型号PPC405CR-3BC266C的Datasheet PDF文件第5页浏览型号PPC405CR-3BC266C的Datasheet PDF文件第6页浏览型号PPC405CR-3BC266C的Datasheet PDF文件第7页浏览型号PPC405CR-3BC266C的Datasheet PDF文件第9页浏览型号PPC405CR-3BC266C的Datasheet PDF文件第10页浏览型号PPC405CR-3BC266C的Datasheet PDF文件第11页浏览型号PPC405CR-3BC266C的Datasheet PDF文件第12页  
Revision 1.02 – January 11, 2005  
PPC405CR – PowerPC 405CR Embedded Processor  
Data Sheet  
- Buffered memory to peripheral transfers  
Four channels  
Scatter/Gather capability for programming multiple DMA operations  
8-, 16-, 32-bit peripheral support (OPB and external)  
32-bit addressing  
Address increment or decrement  
Internal 32-byte data buffering capability  
Supports internal and external peripherals  
Support for memory mapped peripherals  
Support for peripherals running on slower frequency buses  
UART  
One 8-pin UART and one 4-pin UART interface provided  
Selectable internal or external serial clock to allow wide range of baud rates  
Register compatibility with NS16550 register set  
Complete status reporting capability  
Transmitter and receiver are each buffered with 16-byte FIFOs when in FIFO mode  
Fully programmable serial-interface characteristics  
Supports DMA using internal DMA engine  
IIC Bus Interface  
2
Compliant with Phillips® Semiconductors I C Specification, dated 1995  
Operation at 100kHz or 400kHz  
8-bit data  
10- or 7-bit address  
Slave transmitter and receiver  
Master transmitter and receiver  
Multiple bus masters  
Supports fixed V IIC interface  
DD  
Two independent 4 x 1 byte data buffers  
Twelve memory-mapped, fully programmable configuration registers  
One programmable interrupt request signal  
Provides full management of all IIC bus protocol  
Programmable error recovery  
General Purpose IO (GPIO) Controller  
Controller functions and GPIO registers are programmed and accessed via memory-mapped OPB bus  
master accesses.  
All GPIOs are pin-shared with other functions. DCRs control whether a particular pin that has GPIO capabil-  
ities acts as a GPIO or is used for another purpose. The 23 GPIOs are multiplexed with:  
- 7 of 8 chip selects.  
- All seven external interrupts.  
- All nine instruction trace pins.  
Each GPIO output is separately programmable to emulate an open-drain driver (two states, drive to zero or  
open circuit).  
8
AMCC