PowerPC 403GCX
32-Bit RISC
Embedded Controller
Features
•
PowerPC
RISC CPU and instruction set
architecture
•
Glueless interfaces to DRAM, SRAM,
ROM, and peripherals, including byte and
half-word devices
•
16KB instruction cache and 8KB write-
back data cache, two-way set-associative
•
Memory management unit
–64-entry, fully associative TLB array
–Variable page size (1KB-16MB)
–Flexible TLB management
•
Individually programmable on-chip control-
lers for:
–Four DMA channels
–DRAM, SRAM, and ROM banks
–External interrupts
•
DRAM controller supports EDO DRAM
•
Flexible interface to external bus masters
Overview
The PowerPC 403GCX 32-bit RISC embedded
controller offers high performance and functional
integration with low power consumption. The
403GCX RISC CPU executes at sustained
speeds approaching one cycle per instruction.
On-chip caches and integrated DRAM and
SRAM control functions reduce chip count and
design complexity in systems, while improving
system throughput.
External I/O devices or SRAM/DRAM memory
banks can be directly attached to the 403GCX
bus interface unit (BIU). Interfaces for up to eight
memory banks and I/O devices, including a max-
imum of four DRAM banks, can be configured
individually, allowing the BIU to manage devices
or memory banks with differing control, timing, or
bus width requirements.
Data
Sheet
•
CPU core can run at 2X the external bus
speed
Applications
•
Set-top boxes and network computers
•
Consumer electronics and video games
•
Telecommunications and networking
•
Office automation (printers, copiers, fax)
Specifications
•
CPU core frequency of 76 MHz, I/Os to
38 MHz
•
Interfaces to both 3V and 5V technologies
•
Low-power 3.3V operation with built-in
power management and stand-by mode
•
Low-cost 160 lead PQFP package
•
0.45
µ
m triple-level-metal CMOS
Interrupt
Controller
JTAG
Port
Serial
Port
4-Channel
DMA
Controller
(Address
and
Control)
Timers
RISC Execution Unit
Memory Management Unit
Instruction
Cache Unit
Data
Cache Unit
On-chip
Peripheral
Bus
Bus Interface Unit
DRAM Controller
I/O Controller
Data Address
Bus Bus
DRAM
Controls
SRAM, ROM, I/O
Controls
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
