S3455
SONET/SDH/ATM OC-48 4-Bit Transceiver with CDR
The low jitter LVDS interface is compliant
with the bit-error rate requirements of the
Bellcore and ITU-T standards. The
S3455 is packaged in a 196 Pin PBGA,
offering designers a small package
outline.
Product Brief
PB2022_v1.01_08/23/05
–
At a Glance
–
S34
55
General Features
• CMOS 0.18 micron technology
• Complies with Bellcore and ITU-T
specifications
• On-chip high-frequency PLL for
clock generation and clock
recovery
• Supports OC-48 (2488.32 Mbps)
with FEC
• Reference frequency of 155.52
MHz to 166.62 MHz
• Interface to LVDS and LVCMOS
logic
• 4-bit LVDS data path
• 196 Pin PBGA
• Diagnostic loopback mode
• Supports line timing
• Lock detect
• Signal detect input
• Low jitter LVDS interface
• Internal FIFO to decouple
transmit clocks
• Single 1.8 V supply
• Typical power under 1.0 W
Overview
Description
The S3455 SONET/SDH transceiver
chip is a fully integrated serialization/
deserialization SONET OC-48 (2.488
Gbps – 2.670 Gbps) interface device.
The S3455 receives an OC-48
scrambled Non-Return to Zero (NRZ)
signal and recovers the clock from the
data. The chip performs all necessary
serial-to-parallel and parallel-to-serial
functions in conformance with SONET/
SDH transmission standards. The device
is suitable for SONET-based WDM
applications. Figure 1 shows a typical
network application.
On-chip clock synthesis is performed by
the high-frequency Phase-Locked Loop
(PLL) on the S3455 transceiver chip
allowing the use of a slower external
transmit clock reference. The chip can
be used with a 155.52 MHz (or
166.62 MHz) reference clock in support
of existing system clocking schemes.
The S3455 transceiver implements
SONET/SDH serialization/deserializa-
tion, and transmission functions. The
block diagram in Figure 2 shows the
basic operation of the chip. This chip can
be used to implement the front end of
SONET equipment, which consists pri-
marily of the serial transmit interface and
the serial receive interface. The chip
handles all the functions of these two
elements, including parallel-to-serial and
serial-to-parallel conversion, clock gen-
eration, and system timing. The system
timing circuitry consists of management
of the data stream and clock distribution
throughout the front end. The table
below shows the suggested interface
devices for the S3455.
AMCC Suggested Interface Devices
S19202
STS-192 POS/ATM SONET/SDH Mapper
4
4
4
4
GANGES
S19202
AMCC
S3455
AMCC
S3455
OTX
ORX
ORX
OTX
AMCC
S3455
4
4
OTX
ORX
OTX
ORX
OTX
ORX
OTX
ORX
OTX
ORX
OTX
4
AMCC
S3455
4
GANGES
S19202
4
4
4
4
AMCC
S3455
AMCC
S3455
4
AMCC
S3455
4
4
ORX
AMCC
S3455
4
Figure 1. System Block Diagram
Empowering Intelligent Optical Networks
1
AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
