欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM7256AEFC256-5 参数 Datasheet PDF下载

EPM7256AEFC256-5图片预览
型号: EPM7256AEFC256-5
PDF下载: 下载PDF文件 查看货源
内容描述: [EE PLD, 5.5ns, 256-Cell, CMOS, PBGA256, FINE LINE, BGA-256]
分类和应用: 时钟LTE输入元件可编程逻辑
文件页数/大小: 64 页 / 437 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM7256AEFC256-5的Datasheet PDF文件第2页浏览型号EPM7256AEFC256-5的Datasheet PDF文件第3页浏览型号EPM7256AEFC256-5的Datasheet PDF文件第4页浏览型号EPM7256AEFC256-5的Datasheet PDF文件第5页浏览型号EPM7256AEFC256-5的Datasheet PDF文件第7页浏览型号EPM7256AEFC256-5的Datasheet PDF文件第8页浏览型号EPM7256AEFC256-5的Datasheet PDF文件第9页浏览型号EPM7256AEFC256-5的Datasheet PDF文件第10页  
MAX 7000A Programmable Logic Device Data Sheet
Functional
Description
The MAX 7000A architecture includes the following elements:
Logic array blocks (LABs)
Macrocells
Expander product terms (shareable and parallel)
Programmable interconnect array
I/O control blocks
The MAX 7000A architecture includes four dedicated inputs that can be
used as general-purpose inputs or as high-speed, global control signals
(clock, clear, and two output enable signals) for each macrocell and I/O
pin.
Figure 1
shows the architecture of MAX 7000A devices.
6
Altera Corporation