MAX 7000A Programmable Logic Device Data Sheet
Figure 11. MAX 7000A Timing Model
Internal Output
Enable Delay
tIOE
Global Control
Delay
Input
Delay
t I N
Output
Delay
tGLOB
Register
Delay
tSU
Parallel
Expander Delay
tPEXP
Logic Array
Delay
t LAD
tOD1
tOD2
tOD3
tXZ
tZX1
tZX2
tZX3
PIA
Delay
tPIA
tH
tPRE
tCLR
tRD
tCOMB
tFSU
tFH
Register
Control Delay
tLAC
tIC
tEN
I/O
Delay
tIO
Shared
Expander Delay
tSEXP
Fast
Input Delay
tFIN
The timing characteristics of any signal path can be derived from the
timing model and parameters of a particular device. External timing
parameters, which represent pin-to-pin timing delays, can be calculated
as the sum of internal parameters. Figure 12 shows the timing relationship
between internal and external delay parameters.
See Application Note 94 (Understanding MAX 7000 Timing) for more
information.
f
32
Altera Corporation