欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM240T100C5N 参数 Datasheet PDF下载

EPM240T100C5N图片预览
型号: EPM240T100C5N
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 可编程逻辑器件输入元件PC
文件页数/大小: 295 页 / 3815 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM240T100C5N的Datasheet PDF文件第287页浏览型号EPM240T100C5N的Datasheet PDF文件第288页浏览型号EPM240T100C5N的Datasheet PDF文件第289页浏览型号EPM240T100C5N的Datasheet PDF文件第290页浏览型号EPM240T100C5N的Datasheet PDF文件第291页浏览型号EPM240T100C5N的Datasheet PDF文件第292页浏览型号EPM240T100C5N的Datasheet PDF文件第293页浏览型号EPM240T100C5N的Datasheet PDF文件第295页  
17–16
Chapter 17: Understanding and Evaluating Power in MAX II Devices
Conclusion
Reduce the loading and/or external capacitance on the outputs. Excessive loading
and capacitance of printed circuit board (PCB) traces and other ICs on the output
pins significantly increases the power. Keeping excess load and external
capacitance to a minimum on the outputs pins whenever possible will
significantly reduce the current necessary for the device.
Reduce the amount of circuitry in the device. Power depends on the amount of
internal logic that switches at any given time. Reducing the amount of logic in a
device reduces the current in the device and thus reduces the power.
Modify the design to reduce power. Identify areas in the design that can be revised
to reduce the power requirements. Common solutions include reducing the
number of switching nodes and/or required logic, and removing redundant
unnecessary signals.
Modify I/O Locations. Grouping I/O pins from common logic blocks allows the
Quartus II software to place the associated logic closer together. The more compact
a logic block and I/O, the lower its dynamic power (especially true of low
utilization designs with I/O spread around the device).
Increase the performance requirements in the constraint file. Improving the
performance that is beyond the need for operation reduces the power dissipation.
The Quartus II software optimizes the design and places logic closer together, uses
shorter routing and fewer logic levels, and lowers dynamic power and improves
performance.
f
MAX II devices offer a power-down capability that conserves battery life for portable
applications. For more information about the power-down capability in MAX II
devices and an application design example, refer to
Conclusion
This chapter discusses how to evaluate and manage MAX II power by using the MAX
II PowerPlay Early Power Estimator spreadsheet. This power estimation tool
estimates the power consumption for your design based on typical conditions. The
MAX II board-level designer can exploit the power calculator before board design and
layout. The MAX II PowerPlay Early Power Estimator spreadsheet is available on the
Altera website at
Referenced Documents
This chapter references the following documents:
chapter in volume 3 of the
Quartus II Handbook