2–16
Chapter 2: MAX II Architecture
Global Signals
The UFM block communicates with the logic array similar to LAB-to-LAB interfaces.
The UFM block connects to row and column interconnects and has local interconnect
regions driven by row and column interconnects. This block also has DirectLink
interconnects for fast connections to and from a neighboring LAB. For more
information about the UFM interface to the logic array, see
shows the MAX II device routing scheme.
Table 2–2.
MAX II Device Routing Scheme
Destination
Source
LUT Chain
Register Chain
Local
Interconnect
DirectLink
Interconnect
R4 Interconnect
C4 Interconnect
LE
UFM Block
Column IOE
Row IOE
Note to
(1) These categories are interconnects.
LUT
Chain
—
—
—
—
—
—
v
—
—
—
Register
Chain
—
—
—
—
—
—
v
—
—
—
Local
—
—
—
v
v
v
v
v
—
—
DirectLink
—
—
—
—
—
—
v
v
—
v
R4
—
—
—
—
v
v
v
v
—
v
C4
—
—
—
—
v
v
v
v
v
v
LE
v
v
v
—
—
—
—
—
—
—
UFM
Block
—
—
v
—
—
—
—
—
—
—
Column
IOE
—
—
v
—
—
—
v
—
—
—
Row
IOE
—
—
v
—
—
—
v
—
—
—
Fast I/O
—
—
—
—
—
—
v
—
—
—
Global Signals
Each MAX II device has four dual-purpose dedicated clock pins (GCLK[3..0], two
pins on the left side and two pins on the right side) that drive the global clock network
for clocking, as shown in
These four pins can also be used as general-
purpose I/O if they are not used to drive the global clock network.
The four global clock lines in the global clock network drive throughout the entire
device. The global clock network can provide clocks for all resources within the
device including LEs, LAB local interconnect, IOEs, and the UFM block. The global
clock lines can also be used for global control signals, such as clock enables,
synchronous or asynchronous clears, presets, output enables, or protocol control
signals such as
TRDY
and
IRDY
for PCI. Internal logic can drive the global clock
network for internally-generated global clocks and control signals.
shows
the various sources that drive the global clock network.
ALTERA [ ALTERA CORPORATION ]
