欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM1270G100C5N 参数 Datasheet PDF下载

EPM1270G100C5N图片预览
型号: EPM1270G100C5N
PDF下载: 下载PDF文件 查看货源
内容描述: MAX II系列瞬时上电,非易失性的CPLD是基于一个0.18米, [The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m,]
分类和应用:
文件页数/大小: 6 页 / 86 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM1270G100C5N的Datasheet PDF文件第2页浏览型号EPM1270G100C5N的Datasheet PDF文件第3页浏览型号EPM1270G100C5N的Datasheet PDF文件第4页浏览型号EPM1270G100C5N的Datasheet PDF文件第5页浏览型号EPM1270G100C5N的Datasheet PDF文件第6页  
1. Introduction
MII51001-1.9
Introduction
The MAX
®
II family of instant-on, non-volatile CPLDs is based on a 0.18-µm,
6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128
to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices
offer high I/O counts, fast performance, and reliable fitting versus other CPLD
architectures. Featuring MultiVolt core, a user flash memory (UFM) block, and
enhanced in-system programmability (ISP), MAX II devices are designed to reduce
cost and power while providing programmable solutions for applications such as bus
bridging, I/O expansion, power-on reset (POR) and sequencing control, and device
configuration control.
Features
The MAX II CPLD has the following features:
Low-cost, low-power CPLD
Instant-on, non-volatile architecture
Standby current as low as 25 µA
Provides fast propagation delay and clock-to-output times
Provides four global clocks with two clocks available per logic array block (LAB)
UFM block up to 8 Kbits for non-volatile storage
MultiVolt core enabling external supply voltages to the device of either
3.3 V/2.5 V or 1.8 V
MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
Bus-friendly architecture including programmable slew rate, drive strength,
bus-hold, and programmable pull-up resistors
Schmitt triggers enabling noise tolerant inputs (programmable per pin)
I/Os are fully compliant with the Peripheral Component Interconnect Special
Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V
operation at 66 MHz
Supports hot-socketing
Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry
compliant with IEEE Std. 1149.1-1990
ISP circuitry compliant with IEEE Std. 1532