欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPF6016TC144-2 参数 Datasheet PDF下载

EPF6016TC144-2图片预览
型号: EPF6016TC144-2
PDF下载: 下载PDF文件 查看货源
内容描述: [Loadable PLD, CMOS, PQFP144, TQFP-144]
分类和应用: 时钟LTE输入元件可编程逻辑
文件页数/大小: 52 页 / 374 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPF6016TC144-2的Datasheet PDF文件第1页浏览型号EPF6016TC144-2的Datasheet PDF文件第3页浏览型号EPF6016TC144-2的Datasheet PDF文件第4页浏览型号EPF6016TC144-2的Datasheet PDF文件第5页浏览型号EPF6016TC144-2的Datasheet PDF文件第6页浏览型号EPF6016TC144-2的Datasheet PDF文件第7页浏览型号EPF6016TC144-2的Datasheet PDF文件第8页浏览型号EPF6016TC144-2的Datasheet PDF文件第9页  
FLEX 6000 Programmable Logic Device Family Data Sheet  
Powerful I/O pins  
...and More  
Features  
Individual tri-state output enable control for each pin  
Programmable output slew-rate control to reduce switching  
noise  
Fast path from register to I/O pin for fast clock-to-output time  
Flexible interconnect  
FastTrack® Interconnect continuous routing structure for fast,  
predictable interconnect delays  
Dedicated carry chain that implements arithmetic functions such  
as fast adders, counters, and comparators (automatically used by  
software tools and megafunctions)  
Dedicated cascade chain that implements high-speed, high-fan-  
in logic functions (automatically used by software tools and  
megafunctions)  
Tri-state emulation that implements internal tri-state networks  
Four low-skew global paths for clock, clear, preset, or logic  
signals  
Software design support and automatic place-and-route provided by  
Altera’s development system for Windows-based PCs, Sun  
SPARCstations, and HP 9000 Series 700/800  
Flexible package options  
Available in a variety of packages with 100 to 256 pins, including  
the innovative FineLine BGATM packages (see Table 2)  
SameFrameTM pin-compatibility (with other FLEX® 6000 devices)  
across device densities and pin counts  
Thin quad flat pack (TQFP), plastic quad flat pack (PQFP), and  
ball-grid array (BGA) packages (see Table 2)  
Footprint- and pin-compatibility with other FLEX 6000 devices  
in the same package  
Additional design entry and simulation support provided by  
EDIF 2 0 0 and 3 0 0 netlist files, the library of parameterized modules  
(LPM), Verilog HDL, VHDL, DesignWare components, and other  
interfaces to popular EDA tools from manufacturers such as  
Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys,  
Synplicity, VeriBest, and Viewlogic  
Table 2. FLEX 6000 Package Options & I/O Pin Count  
Device  
100-Pin  
TQFP  
100-Pin  
FineLine BGA  
144-Pin  
TQFP  
208-Pin  
PQFP  
240-Pin  
PQFP  
256-Pin  
BGA  
256-pin  
FineLine BGA  
EPF6010A  
EPF6016  
71  
102  
117  
117  
117  
171  
171  
171  
199  
199  
204  
218  
EPF6016A  
EPF6024A  
81  
81  
171  
219  
2
Altera Corporation  
 
 复制成功!