FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Notes to tables:
(1) All timing parameters are described in Tables 32 through 37 in this data sheet.
(2) Using an LE to register the signal may provide a lower setup time.
(3) This parameter is specified by characterization.
For the ClockLock and ClockBoost circuitry to function properly, the
ClockLock &
ClockBoost
Timing
incoming clock must meet certain requirements. If these specifications are
not met, the circuitry may not lock onto the incoming clock, which
generates an erroneous clock within the device. The clock generated by
the ClockLock and ClockBoost circuitry must also meet certain
specifications. If the incoming clock meets these requirements during
configuration, the ClockLock and ClockBoost circuitry will lock onto the
clock during configuration. The circuit will be ready for use immediately
after configuration. Figure 31 illustrates the incoming and generated clock
specifications.
Parameters
Figure 31. Specifications for the Incoming & Generated Clocks
The tI parameter refers to the nominal input clock period; the tO parameter refers to the
nominal output clock period.
tCLK1
tINDUTY
tI ± fCLKDEV
Input
Clock
tR
tI
tI ± tINCLKSTB
tF
tOUTDUTY
ClockLock-
Generated
Clock
tO
tO + tJITTER tO – tJITTER
Table 113 summarizes the ClockLock and ClockBoost parameters.
Table 113. ClockLock & ClockBoost Parameters (Part 1 of 2)
Symbol
Parameter
Min Typ
Max Unit
tR
Input rise time
Input fall time
Input duty cycle
2
2
ns
ns
tF
tINDUTY
45
55
%
fCLK1
tCLK1
fCLK2
tCLK2
Input clock frequency (ClockBoost clock multiplication factor equals 1)
Input clock period (ClockBoost clock multiplication factor equals 1)
Input clock frequency (ClockBoost clock multiplication factor equals 2)
Input clock period (ClockBoost clock multiplication factor equals 2)
30
12.5
16
80
33.3
50
MHz
ns
MHz
ns
20
62.5
Altera Corporation
119
ALTERA [ ALTERA CORPORATION ]
