欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPF10K100EFI484-2X 参数 Datasheet PDF下载

EPF10K100EFI484-2X图片预览
型号: EPF10K100EFI484-2X
PDF下载: 下载PDF文件 查看货源
内容描述: [Loadable PLD, 0.5ns, CMOS, PBGA484, 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484]
分类和应用: 可编程逻辑
文件页数/大小: 110 页 / 1604 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第6页浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第7页浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第8页浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第9页浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第11页浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第12页浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第13页浏览型号EPF10K100EFI484-2X的Datasheet PDF文件第14页  
FLEX 10KE Embedded Programmable Logic Devices Data Sheet  
Embedded Array Block  
The EAB is a flexible block of RAM, with registers on the input and output  
ports, that is used to implement common gate array megafunctions.  
Because it is large and flexible, the EAB is suitable for functions such as  
multipliers, vector scalars, and error correction circuits. These functions  
can be combined in applications such as digital filters and  
microcontrollers.  
Logic functions are implemented by programming the EAB with a read-  
only pattern during configuration, thereby creating a large LUT. With  
LUTs, combinatorial functions are implemented by looking up the results,  
rather than by computing them. This implementation of combinatorial  
functions can be faster than using algorithms implemented in general  
logic, a performance advantage that is further enhanced by the fast access  
times of EABs. The large capacity of EABs enables designers to implement  
complex functions in one logic level without the routing delays associated  
with linked LEs or field-programmable gate array (FPGA) RAM blocks.  
For example, a single EAB can implement any function with 8 inputs and  
16 outputs. Parameterized functions such as LPM functions can take  
advantage of the EAB automatically.  
The FLEX 10KE EAB provides advantages over FPGAs, which implement  
on-board RAM as arrays of small, distributed RAM blocks. These small  
FPGA RAM blocks must be connected together to make RAM blocks of  
manageable size. The RAM blocks are connected together using  
multiplexers implemented with more logic blocks. These extra  
multiplexers cause extra delay, which slows down the RAM block. FPGA  
RAM blocks are also prone to routing problems because small blocks of  
RAM must be connected together to make larger blocks. In contrast, EABs  
can be used to implement large, dedicated blocks of RAM that eliminate  
these timing and routing concerns.  
The FLEX 10KE enhanced EAB adds dual-port capability to the existing  
EAB structure. The dual-port structure is ideal for FIFO buffers with one  
or two clocks. The FLEX 10KE EAB can also support up to 16-bit-wide  
RAM blocks and is backward-compatible with any design containing  
FLEX 10K EABs. The FLEX 10KE EAB can act in dual-port or single-port  
mode. When in dual-port mode, separate clocks may be used for EAB read  
and write sections, which allows the EAB to be written and read at  
different rates. It also has separate synchronous clock enable signals for  
the EAB read and write sections, which allow independent control of  
these sections.  
10  
Altera Corporation