欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPC1441LC20 参数 Datasheet PDF下载

EPC1441LC20图片预览
型号: EPC1441LC20
PDF下载: 下载PDF文件 查看货源
内容描述: [Configuration Memory, 440800X1, Serial, CMOS, PQCC20, PLASTIC, LCC-20]
分类和应用: OTP只读存储器时钟内存集成电路
文件页数/大小: 33 页 / 733 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPC1441LC20的Datasheet PDF文件第2页浏览型号EPC1441LC20的Datasheet PDF文件第3页浏览型号EPC1441LC20的Datasheet PDF文件第4页浏览型号EPC1441LC20的Datasheet PDF文件第5页浏览型号EPC1441LC20的Datasheet PDF文件第6页浏览型号EPC1441LC20的Datasheet PDF文件第7页浏览型号EPC1441LC20的Datasheet PDF文件第8页浏览型号EPC1441LC20的Datasheet PDF文件第9页  
2016.05.04
Enhanced Configuration (EPC) Devices Datasheet
CF52002
Supported Devices
Table 1: Altera EPC Devices
Device
Memory Size (bits)
On-Chip
ISP Support
Decompres‐
sion Support
Cascading
Support
Reprogram‐
mable
Recommend
ed
Operating Voltage
(V)
EPC4
EPC8
EPC16
4,194,304
8,388,608
16,777,216
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
Yes
Yes
Yes
3.3
3.3
3.3
Features
EPC devices offer the following features:
• Single-chip configuration solution for Altera
®
ACEX
®
1K, APEX
®
20K (including APEX 20K, APEX
20KC, and APEX 20KE), APEX II, Arria
®
GX, Cyclone
®
, Cyclone II, FLEX
®
10K (including FLEX
10KE and FLEX 10KA), Mercury
®
, Stratix
®
II, and Stratix II GX devices
• Contains 4-, 8-, and 16-Mb flash memories for configuration data storage
• On-chip decompression feature almost doubles the effective configuration density
• Standard flash die and a controller die combined into single stacked chip package
• External flash interface supports parallel programming of flash and external processor access to
unused portions of memory
• Flash memory block or sector protection capability using the external flash interface
• Supported in EPC4 and EPC16 devices
• Page mode support for remote and local reconfiguration with up to eight configurations for the entire
system
• Compatible with Stratix series remote system configuration feature
• Supports byte-wide configuration mode fast passive parallel (FPP) with an 8-bit data output per DCLK
cycle
• Supports true n-bit concurrent configuration (n = 1, 2, 4, and 8) of Altera FPGAs
• Pin selectable 2-ms or 100-ms power-on reset (POR) time
• Configuration clock supports programmable input source and frequency synthesis
2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
www.altera.com
101 Innovation Drive, San Jose, CA 95134