欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q164C6ES 参数 Datasheet PDF下载

EP3C16Q164C6ES图片预览
型号: EP3C16Q164C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q164C6ES的Datasheet PDF文件第26页浏览型号EP3C16Q164C6ES的Datasheet PDF文件第27页浏览型号EP3C16Q164C6ES的Datasheet PDF文件第28页浏览型号EP3C16Q164C6ES的Datasheet PDF文件第29页浏览型号EP3C16Q164C6ES的Datasheet PDF文件第31页浏览型号EP3C16Q164C6ES的Datasheet PDF文件第32页浏览型号EP3C16Q164C6ES的Datasheet PDF文件第33页浏览型号EP3C16Q164C6ES的Datasheet PDF文件第34页  
2–4
Chapter 2: Logic Elements and Logic Array Blocks in the Cyclone III Device Family
Logic Array Blocks
Arithmetic Mode
Arithmetic mode is ideal for implementing adders, counters, accumulators, and
comparators. An LE in arithmetic mode implements a 2-bit full adder and basic carry
chain (Figure
LEs in arithmetic mode can drive out registered and unregistered
versions of the LUT output. Register feedback and register packing are supported
when LEs are used in arithmetic mode.
shows LEs in arithmetic mode.
Figure 2–3. Cyclone III Device Family LEs in Arithmetic Mode
Packed Register Input
Register Chain
Connection
sload
sclear
(LAB
Wide)
(LAB
Wide)
data4
data1
data2
Three-Input
LUT
D
Q
Row, Column, and
Direct link routing
data3
cin (from cout
of previous LE)
Three-Input
LUT
ENA
CLRN
Row, Column, and
Direct link routing
clock (LAB
Wide)
ena (LAB
Wide)
aclr (LAB
Wide)
Local Routing
cout
Register
Chain Output
Register Bypass
Register Feedback
The Quartus II Compiler automatically creates carry chain logic during design
processing. You can also manually create the carry chain logic during design entry.
Parameterized functions, such as LPM functions, automatically take advantage of
carry chains for the appropriate functions.
The Quartus II Compiler creates carry chains longer than 16 LEs by automatically
linking LABs in the same column. For enhanced fitting, a long carry chain runs
vertically, which allows fast horizontal connections to M9K memory blocks or
embedded multipliers through direct link interconnects. For example, if a design has a
long carry chain in a LAB column next to a column of M9K memory blocks, any LE
output can feed an adjacent M9K memory block through the direct link interconnect.
If the carry chains run horizontally, any LAB which is not next to the column of M9K
memory blocks uses other row or column interconnects to drive a M9K memory
block. A carry chain continues as far as a full column.
Logic Array Blocks
Logic array blocks (LABs) contain groups of LEs.
Topology
Each LAB consists of the following features:
16 LEs
Cyclone III Device Handbook
Volume 1
December 2011 Altera Corporation