欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第213页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第214页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第215页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第216页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第218页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第219页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第220页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第221页  
Chapter 9: Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
Configuration Features
9–59
If you configure a master device with a SFL design, the master device enters user
mode even though the slave devices in the multiple device chain are not being
configured. The master device enters user mode with a SFL design even though the
CONF_DONE
signal is externally held low by the other slave devices in chain.
shows the JTAG configuration of a single Cyclone III device family with a
SFL design.
Figure 9–30. Programming Serial Configuration Devices In-System Using the JTAG Interface
V
CCA
V
CCIO
(1)
V
CCIO
(1)
(9)
V
CCA
10 kΩ
Cyclone III Device Family
nCE
(4)
GND
N.C.
(5)
nCEO
TMS
nSTATUS
TDI
CONF_DONE
nCONFIG
Serial
MSEL[3..0]
Flash
DATA[0]
Loader
DCLK
nCSO
(8)
ASDO
(8)
TCK
TDO
Serial Configuration
V
CCIO
(1)
Device
10 kΩ
10 kΩ
(9)
Download Cable 10-Pin Male
Header (Top View)
DATA
DCLK
nCS
ASDI
25
Ω
(7)
(2)
Pin 1
V
CCA
(6)
GND
V
IO
(3)
1 kΩ
GND
GND
Notes to
(1) Connect the pull-up resistors to the V
CCIO
supply of the bank in which the pin resides.
(2) The MSEL pin settings vary for different configuration voltage standards and POR time. To connect
MSEL[3..0]for
AS configuration schemes, refer to
Connect the MSEL pins directly to V
CCA
or GND.
(3) Pin 6 of the header is a V
IO
reference voltage for the MasterBlaster output driver. V
IO
must match the V
CCA
In ByteBlasterMV,
this pin is a no connect. In USB-Blaster, ByteBlaster II, and Ethernet Blaster, this pin is connected to
nCE
when it is
used for AS programming, otherwise it is a no connect.
(4) The
nCE
pin must be connected to GND or driven low for successful JTAG configuration.
(5) The
nCEO
pin is left unconnected or used as a user I/O pin when it does not feed the
nCE
pin of another device.
(6) Power up the V
CC
of the ByteBlaster II, USB-Blaster, ByteBlasterMV, or Ethernet Blaster cable with a 2.5-V supply from
V
CCA
. Third-party programmers must switch to 2.5 V. Pin 4 of the header is a V
CC
power supply for the MasterBlaster
cable. The MasterBlaster cable can receive power from either 5.0- or 3.3-V circuit boards, DC power supply, or 5.0 V
from the USB cable. For this value, refer to the
(7) Connect the series resistor at the near end of the serial configuration device.
(8) These are dual-purpose I/O pins. The
nCSO
pin functions as the
FLASH_NCE
pin in AP mode. The
ASDO
pin functions
as the
DATA[1]
pin in other AP and FPP modes.
(9) The resistor value can vary from 1 k to 10 k. Perform signal integrity analysis to select the resistor value for your
setup.
ISP of the Configuration Device
In the second stage, the SFL design in the master device allows you to write the
configuration data for the device chain into the serial configuration device with the
Cyclone III device family JTAG interface. The JTAG interface sends the programming
data for the serial configuration device to the Cyclone III device family first. The
Cyclone III device family then uses the ASMI pins to send the data to the serial
configuration device.
August 2012
Altera Corporation
Cyclone III Device Handbook
Volume 1