欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP3C16Q144C6ES 参数 Datasheet PDF下载

EP3C16Q144C6ES图片预览
型号: EP3C16Q144C6ES
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7308 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP3C16Q144C6ES的Datasheet PDF文件第97页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第98页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第99页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第100页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第102页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第103页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第104页浏览型号EP3C16Q144C6ES的Datasheet PDF文件第105页  
Chapter 6: I/O Features in the Cyclone III Device Family
I/O Element Features
6–3
lists the possible settings for I/O standards with current strength control.
These programmable current strength settings are a valuable tool in helping decrease
the effects of simultaneously switching outputs (SSO) in conjunction with reducing
system noise. The supported settings ensure that the device driver meets the
specifications for
IOH
and
IOL
of the corresponding I/O standard.
1
When you use programmable current strength, on-chip series termination is not
available.
Table 6–1. Programmable Current Strength
I/O Standard
1.2-V LVCMOS
1.5-V LVCMOS
1.8-V LVTTL/LVCMOS
2.5-V LVTTL/LVCMOS
3.0-V LVCMOS
3.0-V LVTTL
3.3-V LVCMOS
3.3-V LVTTL
I
OH
/I
OL
Current Strength Setting (mA)
Top and Bottom I/O Pins
2, 4, 6, 8, 10,12
2, 4, 6, 8, 10, 12,16
2, 4, 6, 8, 10, 12,16
4, 8, 12,16
4, 8, 12,16
4, 8, 12,16
2
4,
8
8, 10,12
14
8, 10, 12
16
8, 10, 12
16
8, 10, 12
12, 16
8, 12
16
8, 12, 16
Left and Right I/O Pins
2, 4, 6, 8,10
2, 4, 6, 8, 10, 12,16
2, 4, 6, 8, 10, 12,16
4, 8, 12,16
4, 8, 12,16
4, 8, 12,16
2
4,
8
8, 10
8, 10, 12
16
8, 10, 12
16
8, 10, 12
12, 16
8, 12
16
8, 12, 16
HSTL-12 Class I
HSTL-12 Class II
HSTL-15 Class I
HSTL-15 Class II
HSTL-18 Class I
HSTL-18 Class II
SSTL-18 Class I
SSTL-18 Class II
SSTL-2 Class I
SSTL-2 Class II
BLVDS
Notes to
(1) The default setting in the Quartus II software is 50- OCT without calibration for all non-voltage reference and
HSTL/SSTL Class I
I/O standards. The default setting is 25- OCT without calibration for
HSTL/SSTL Class II
I/O
standards.
(2) The default current setting in the Quartus II software is highlighted in bold italic for
3.3-V LVTTL
and
3.3-V LVCMOS
I/O standards.
f
For information about how to interface the Cyclone III device family with 3.3-, 3.0-, or
2.5-V systems, refer to the guidelines provided in
July 2012
Altera Corporation
Cyclone III Device Handbook
Volume 1