欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP2C70A15F324C7N 参数 Datasheet PDF下载

EP2C70A15F324C7N图片预览
型号: EP2C70A15F324C7N
PDF下载: 下载PDF文件 查看货源
内容描述: Cyclone II器件系列 [Cyclone II Device Family]
分类和应用:
文件页数/大小: 168 页 / 2205 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP2C70A15F324C7N的Datasheet PDF文件第1页浏览型号EP2C70A15F324C7N的Datasheet PDF文件第2页浏览型号EP2C70A15F324C7N的Datasheet PDF文件第3页浏览型号EP2C70A15F324C7N的Datasheet PDF文件第5页浏览型号EP2C70A15F324C7N的Datasheet PDF文件第6页浏览型号EP2C70A15F324C7N的Datasheet PDF文件第7页浏览型号EP2C70A15F324C7N的Datasheet PDF文件第8页浏览型号EP2C70A15F324C7N的Datasheet PDF文件第9页  
Features
DSP intellectual property (IP) cores
DSP Builder interface to The Mathworks Simulink and Matlab
design environment
DSP Development Kit, Cyclone II Edition
Cyclone II devices include a powerful FPGA feature set optimized for
low-cost applications including a wide range of density, memory,
embedded multiplier, and packaging options. Cyclone II devices support
a wide range of common external memory interfaces and I/O protocols
required in low-cost applications. Parameterizable IP cores from Altera
and partners make using Cyclone II interfaces and protocols fast and easy.
Features
The Cyclone II device family offers the following features:
High-density architecture with 4,608 to 68,416 LEs
M4K embedded memory blocks
Up to 1.1 Mbits of RAM available without reducing available
logic
4,096 memory bits per block (4,608 bits per block including 512
parity bits)
Variable port configurations of ×1, ×2, ×4, ×8, ×9, ×16, ×18, ×32,
and ×36
True dual-port (one read and one write, two reads, or two
writes) operation for ×1, ×2, ×4, ×8, ×9, ×16, and ×18 modes
Byte enables for data input masking during writes
Up to 260-MHz operation
Embedded multipliers
Up to 150 18- × 18-bit multipliers are each configurable as two
independent 9- × 9-bit multipliers with up to 250-MHz
performance
Optional input and output registers
Advanced I/O support
High-speed differential I/O standard support, including LVDS,
RSDS, mini-LVDS, LVPECL, differential HSTL, and differential
SSTL
Single-ended I/O standard support, including 2.5-V and 1.8-V,
SSTL class I and II, 1.8-V and 1.5-V HSTL class I and II, 3.3-V PCI
and PCI-X 1.0, 3.3-, 2.5-, 1.8-, and 1.5-V LVCMOS, and 3.3-, 2.5-,
and 1.8-V LVTTL
Peripheral Component Interconnect Special Interest Group (PCI
SIG)
PCI Local Bus Specification, Revision 3.0
compliance for 3.3-V
operation at 33 or 66 MHz for 32- or 64-bit interfaces
PCI Express with an external TI PHY and an Altera PCI Express
×1 Megacore
®
function
1–2
Cyclone II Device Handbook, Volume 1
Altera Corporation
February 2008