欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1SGX40GF1020I6 参数 Datasheet PDF下载

EP1SGX40GF1020I6图片预览
型号: EP1SGX40GF1020I6
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 4697 CLBs, 41250-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PITCH, FBGA-1020]
分类和应用: 可编程逻辑
文件页数/大小: 272 页 / 1348 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第210页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第211页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第212页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第213页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第215页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第216页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第217页浏览型号EP1SGX40GF1020I6的Datasheet PDF文件第218页  
Operating Conditions  
Table 6–12. 1.5-V I/O Specifications (Part 2 of 2)  
Symbol  
Parameter  
Conditions  
Minimum  
Maximum  
Units  
VOL  
Low-level output voltage  
IOL = 2 mA (1)  
0.25 × VCCIO  
V
Note to Tables 6–8 through 6–12:  
(1) Drive strength is programmable according to values in found in the Stratix GX Architecture chapter of the  
Stratix GX Device Handbook, Volume 1.  
Figures 6–1 through 6–3 show receiver input and transmitter output  
waveforms, respectively, for all differential I/O standards (LVDS, 3.3-V  
PCML, LVPECL, and HyperTransport technology).  
Figure 6–1. Receiver Input Waveforms for Differential I/O Standards  
Single-Ended Waveform  
Positive Channel (p) = V  
OH  
V
ID  
Negative Channel (n) = V  
Ground  
OL  
V
CM  
Differential Waveform  
(V (Differential) = 2 x V (single-ended))  
ID  
ID  
V
ID  
p n = 0 V  
V
ID  
6–12  
Stratix GX Device Handbook, Volume 1  
Altera Corporation  
June 2006  
 
 
 复制成功!