Stratix Architecture
Figure 2–44. EP1S25, EP1S20 & EP1S10 Device Fast Clock Pin Connections to
Fast Regional Clocks
FCLK[1..0]
FCLK[7..6]
2
2
(1), (2)
(1), (2)
2
2
FCLK[1..0]
FCLK[1..0]
FCLK[1..0]
FCLK[1..0]
2
2
2
2
(1), (2)
(1), (2)
FCLK[3..2]
FCLK[5..4]
Notes to Figure 2–44:
(1) This is a set of two multiplexers.
(2) In addition to the FCLKpin inputs, there is also an input from the I/O interconnect.
Altera Corporation
July 2005
2–77
Stratix Device Handbook, Volume 1