欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1AGX35DF1152C6N 参数 Datasheet PDF下载

EP1AGX35DF1152C6N图片预览
型号: EP1AGX35DF1152C6N
PDF下载: 下载PDF文件 查看货源
内容描述: 该ArriaTM GX系列器件结合了每秒3.125千兆位( Gbps)的串行收发器具有可靠的封装技术 [The ArriaTM GX family of devices combines 3.125 gigabits per second (Gbps) serial transceivers with reliable packaging technology]
分类和应用: 现场可编程门阵列可编程逻辑LTE
文件页数/大小: 296 页 / 3505 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第1页浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第2页浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第4页浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第5页浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第6页浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第7页浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第8页浏览型号EP1AGX35DF1152C6N的Datasheet PDF文件第9页  
1. Arria GX Device Family
Overview
AGX51001-1.2
Introduction
The Arria
TM
GX family of devices combines 3.125 gigabits per second
(Gbps) serial transceivers with reliable packaging technology and a
proven logic array. Arria GX devices include 4 to 12 high-speed
transceiver channels, each incorporating clock/data recovery (CDR)
technology and embedded SERDES circuitry designed to support
PCI-Express, Gigabit Ethernet, SDI, SerialLite II, XAUI, and
Serial RapidIO protocols, along with the ability to develop proprietary,
serial-based IP using its Basic mode. The transceivers build upon the
success of Stratix
®
II GX family. The Arria GX FPGA technology offers a
1.2-V logic array with the right level of performance and dependability
needed to support these mainstream protocols.
The key device features for the Arria GX include:
Features
Transceiver block features
High-speed serial transceiver channels with clock/data
recovery support up to 3.125 Gbps.
Devices available with 4, 8, or 12 high-speed full-duplex serial
transceiver channels
Support for the following CDR-based bus standards — PCI
Express, Gigabit Ethernet, SDI, SerialLite II, XAUI, and Serial
RapidIO, along with the ability to develop proprietary,
serial-based IP using its Basic mode
Individual transmitter and receiver channel power-down
capability for reduced power consumption during
non-operation
1.2- and 1.5-V pseudo current mode logic (PCML) support on
transmitter output buffers
Receiver indicator for loss of signal (available only in PCI
Express (PIPE) mode)
Hot socketing feature for hot plug-in or hot swap and power
sequencing support without the use of external devices
Dedicated circuitry that is compliant with PIPE, XAUI, GIGE,
SDI, and Serial RapidIO
8B/10B encoder/decoder performs 8-bit to 10-bit encoding and
10-bit to 8-bit decoding
Phase compensation FIFO buffer performs clock domain
translation between the transceiver block and the logic array
Channel aligner compliant with XAUI
Altera Corporation
May 2008
1–1