欢迎访问ic37.com |
会员登录 免费注册
发布采购

DIFFCLK_6P 参数 Datasheet PDF下载

DIFFCLK_6P图片预览
型号: DIFFCLK_6P
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7302 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号DIFFCLK_6P的Datasheet PDF文件第119页浏览型号DIFFCLK_6P的Datasheet PDF文件第120页浏览型号DIFFCLK_6P的Datasheet PDF文件第121页浏览型号DIFFCLK_6P的Datasheet PDF文件第122页浏览型号DIFFCLK_6P的Datasheet PDF文件第124页浏览型号DIFFCLK_6P的Datasheet PDF文件第125页浏览型号DIFFCLK_6P的Datasheet PDF文件第126页浏览型号DIFFCLK_6P的Datasheet PDF文件第127页  
7. High-Speed Differential Interfaces in  
the Cyclone III Device Family  
December 2011  
CIII51008-4.0  
CIII51008-4.0  
This chapter describes the high-speed differential I/O features and resources in the  
Cyclone III device family.  
High-speed differential I/O standards have become popular in high-speed interfaces  
because of their significant advantages over single-ended I/O standards. The Altera®  
Cyclone® III device family (Cyclone III and Cyclone III LS devices) supports LVDS,  
BLVDS, reduced swing differential signaling (RSDS), mini-LVDS, and point-to-point  
differential signaling (PPDS).  
This chapter contains the following sections:  
“High-Speed I/O Interface” on page 7–1  
“High-Speed I/O Standards Support” on page 7–7  
“True Output Buffer Feature” on page 7–15  
“High-Speed I/O Timing” on page 7–16  
“Design Guidelines” on page 7–17  
“Software Overview” on page 7–18  
High-Speed I/O Interface  
Cyclone III device family I/Os are separated into eight I/O banks, as shown in  
Figure 7–1. Each bank has an independent power supply. True output drivers for  
LVDS, RSDS, mini-LVDS, and PPDS are on the left and right I/O banks. These I/O  
standards are also supported on the top and bottom I/O banks using external  
resistors. On the left and right I/O banks, some of the differential pin pairs (  
pins) of the true output drivers are not located on adjacent pins. In these cases, a  
power pin is located between the and pins. These I/O standards are also  
pand n  
p
n
supported on all I/O banks using two single-ended output with the second output  
programmed as inverted, and an external resistor network. True input buffers for  
these I/O standards are supported on all I/O banks.  
f
For more information about the location of Cyclone III device family true differential  
pins, refer to the Pin-Out Files for Altera Devices webpage on the Altera website.  
© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos  
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as  
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its  
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and  
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service  
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying  
on any published information and before placing orders for products or services.  
ISO  
9001:2008  
Registered  
Cyclone III Device Handbook  
Volume 1  
December 2011  
Subscribe