欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M40ZF64I5N 参数 Datasheet PDF下载

5M40ZF64I5N图片预览
型号: 5M40ZF64I5N
PDF下载: 下载PDF文件 查看货源
内容描述: MAX V器件手册 [MAX V Device Handbook]
分类和应用:
文件页数/大小: 166 页 / 4016 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5M40ZF64I5N的Datasheet PDF文件第19页浏览型号5M40ZF64I5N的Datasheet PDF文件第20页浏览型号5M40ZF64I5N的Datasheet PDF文件第21页浏览型号5M40ZF64I5N的Datasheet PDF文件第22页浏览型号5M40ZF64I5N的Datasheet PDF文件第24页浏览型号5M40ZF64I5N的Datasheet PDF文件第25页浏览型号5M40ZF64I5N的Datasheet PDF文件第26页浏览型号5M40ZF64I5N的Datasheet PDF文件第27页  
Chapter 2: MAX V Architecture  
2–11  
Logic Elements  
The other two LUTs use the data1and data2signals to generate two possible  
carry-out signals: one for a carry of 1 and the other for a carry of 0. The carry-in0  
signal acts as the carry-select for the carry-out0output and carry-in1acts as the  
carry-select for the carry-out1output. LEs in arithmetic mode can drive out  
registered and unregistered versions of the LUT output.  
The dynamic arithmetic mode also offers clock enable, counter enable, synchronous  
up/down control, synchronous clear, synchronous load, and dynamic  
adder/subtractor options. The LAB local interconnect data inputs generate the  
counter enable and synchronous up/down control signals. The synchronous clear  
and synchronous load options are LAB-wide signals that affect all registers in the  
LAB. The Quartus II software automatically places any registers that are not used by  
the counter into other LABs. The addnsubLAB-wide signal controls whether the LE  
acts as an adder or subtractor.  
Figure 2–8. LE in Dynamic Arithmetic Mode  
LAB Carry-In  
Carry-In0  
sload  
(LAB Wide) (LAB Wide)  
Register chain  
connection  
sclear  
aload  
(LAB Wide)  
Carry-In1  
addnsub  
(LAB Wide)  
(1)  
ALD/PRE  
data1  
data2  
data3  
LUT  
ADATA  
D
Row, column, and  
direct link routing  
Q
LUT  
LUT  
LUT  
Row, column, and  
direct link routing  
ENA  
CLRN  
clock (LAB Wide)  
ena (LAB Wide)  
aclr (LAB Wide)  
Local routing  
LUT chain  
connection  
Register  
chain output  
Register Feedback  
Carry-Out0 Carry-Out1  
Note to Figure 2–8:  
(1) The addnsubsignal is tied to the carry input for the first LE of a carry chain only.  
Carry-Select Chain  
The carry-select chain provides a very fast carry-select function between LEs in  
dynamic arithmetic mode. The carry-select chain uses the redundant carry calculation  
to increase the speed of carry functions. The LE is configured to calculate outputs for a  
possible carry-in of 0 and carry-in of 1 in parallel. The carry-in0and carry-in1  
signals from a lower-order bit feed forward into the higher-order bit via the parallel  
carry chain and feed into both the LUT and the next portion of the carry chain.  
Carry-select chains can begin in any LE within an LAB.  
December 2010 Altera Corporation  
MAX V Device Handbook