欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M2210ZF256C5N 参数 Datasheet PDF下载

5M2210ZF256C5N图片预览
型号: 5M2210ZF256C5N
PDF下载: 下载PDF文件 查看货源
内容描述: 3.直流和开关特性的MAX V器件 [3. DC and Switching Characteristics for MAX V Devices]
分类和应用: 可编程逻辑器件开关LTEPC时钟
文件页数/大小: 30 页 / 489 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5M2210ZF256C5N的Datasheet PDF文件第17页浏览型号5M2210ZF256C5N的Datasheet PDF文件第18页浏览型号5M2210ZF256C5N的Datasheet PDF文件第19页浏览型号5M2210ZF256C5N的Datasheet PDF文件第20页浏览型号5M2210ZF256C5N的Datasheet PDF文件第22页浏览型号5M2210ZF256C5N的Datasheet PDF文件第23页浏览型号5M2210ZF256C5N的Datasheet PDF文件第24页浏览型号5M2210ZF256C5N的Datasheet PDF文件第25页  
Chapter 3: DC and Switching Characteristics for MAX V Devices  
3–21  
Timing Model and Specifications  
Table 3–28 lists the external I/O timing parameters for the 5M570Z device.  
Table 3–28. Global Clock External I/O Timing Parameters for the 5M570Z Device (Note 1)  
C4  
C5, I5  
Symbol  
tPD1  
Parameter  
Condition  
Unit  
Min  
Max  
9.5  
5.7  
Min  
Max  
17.7  
8.5  
Worst case pin-to-pin delay through one LUT  
Best case pin-to-pin delay through one LUT  
Global clock setup time  
10 pF  
10 pF  
ns  
ns  
ns  
ns  
ns  
ps  
ps  
tPD2  
tSU  
tH  
2.2  
0
4.4  
0
Global clock hold time  
tCO  
tCH  
tCL  
Global clock to output delay  
Global clock high time  
10 pF  
2.0  
253  
253  
6.7  
2.0  
339  
339  
8.7  
Global clock low time  
Minimum global clock period for 16-bit  
counter  
tCNT  
fCNT  
5.4  
8.4  
ns  
Maximum global clock frequency for 16-bit  
counter  
184.1  
118.3  
MHz  
Note to Table 3–28:  
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global  
clock input pin maximum frequency.  
Table 3–29 lists the external I/O timing parameters for the 5M1270Z device.  
Table 3–29. Global Clock External I/O Timing Parameters for the 5M1270Z Device (Note 1), (2)  
C4  
C5, I5  
Symbol  
tPD1  
Parameter  
Condition  
Unit  
Min  
Max  
8.1  
4.8  
Min  
Max  
10.0  
5.9  
Worst case pin-to-pin delay through one LUT  
Best case pin-to-pin delay through one LUT  
Global clock setup time  
10 pF  
10 pF  
ns  
ns  
ns  
ns  
ns  
ps  
ps  
tPD2  
tSU  
tH  
1.5  
0
1.9  
0
Global clock hold time  
tCO  
tCH  
tCL  
Global clock to output delay  
Global clock high time  
10 pF  
2.0  
216  
216  
5.9  
2.0  
266  
266  
7.3  
Global clock low time  
Minimum global clock period for 16-bit  
counter  
tCNT  
fCNT  
4.0  
5.0  
ns  
Maximum global clock frequency for 16-bit  
counter  
247.5  
201.1  
MHz  
Notes to Table 3–29:  
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global  
clock input pin maximum frequency.  
(2) Not applicable to the F324 package of the 5M1270Z device.  
May 2011 Altera Corporation  
MAX V Device Handbook  
 复制成功!