欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M160ZE64I5N 参数 Datasheet PDF下载

5M160ZE64I5N图片预览
型号: 5M160ZE64I5N
PDF下载: 下载PDF文件 查看货源
内容描述: MAX V器件手册 [MAX V Device Handbook]
分类和应用: 可编程逻辑PC时钟
文件页数/大小: 166 页 / 4016 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5M160ZE64I5N的Datasheet PDF文件第22页浏览型号5M160ZE64I5N的Datasheet PDF文件第23页浏览型号5M160ZE64I5N的Datasheet PDF文件第24页浏览型号5M160ZE64I5N的Datasheet PDF文件第25页浏览型号5M160ZE64I5N的Datasheet PDF文件第27页浏览型号5M160ZE64I5N的Datasheet PDF文件第28页浏览型号5M160ZE64I5N的Datasheet PDF文件第29页浏览型号5M160ZE64I5N的Datasheet PDF文件第30页  
2–14  
Chapter 2: MAX V Architecture  
MultiTrack Interconnect  
MultiTrack Interconnect  
In the MAX V architecture, connections between LEs, the UFM, and device I/O pins  
are provided by the MultiTrack interconnect structure. The MultiTrack interconnect  
consists of continuous, performance-optimized routing lines used for inter- and  
intra-design block connectivity. The Quartus II Compiler automatically places critical  
design paths on faster interconnects to improve design performance.  
The MultiTrack interconnect consists of row and column interconnects that span fixed  
distances. A routing structure with fixed length resources for all devices allows  
predictable and short delays between logic levels instead of large delays associated  
with global or long routing lines. Dedicated row interconnects route signals to and  
from LABs within the same row. These row resources include:  
DirectLink interconnects between LABs  
R4 interconnects traversing four LABs to the right or left  
The DirectLink interconnect allows an LAB to drive into the local interconnect of its  
left and right neighbors. The DirectLink interconnect provides fast communication  
between adjacent LABs and blocks without using row interconnect resources.  
The R4 interconnects span four LABs and are used for fast row connections in a  
four-LAB region. Every LAB has its own set of R4 interconnects to drive either left or  
right. Figure 2–10 shows R4 interconnect connections from an LAB. R4 interconnects  
can drive and be driven by row IOEs. For LAB interfacing, a primary LAB or  
horizontal LAB neighbor can drive a given R4 interconnect. For R4 interconnects that  
drive to the right, the primary LAB and right neighbor can drive on to the  
interconnect. For R4 interconnects that drive to the left, the primary LAB and its left  
neighbor can drive on to the interconnect. R4 interconnects can drive other R4  
interconnects to extend the range of LABs they can drive. R4 interconnects can also  
drive C4 interconnects for connections from one row to another.  
MAX V Device Handbook  
December 2010 Altera Corporation