欢迎访问ic37.com |
会员登录 免费注册
发布采购

5CSEA2 参数 Datasheet PDF下载

5CSEA2图片预览
型号: 5CSEA2
PDF下载: 下载PDF文件 查看货源
内容描述: 旋风V器件手册 [Cyclone V Device Handbook]
分类和应用:
文件页数/大小: 74 页 / 1776 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5CSEA2的Datasheet PDF文件第61页浏览型号5CSEA2的Datasheet PDF文件第62页浏览型号5CSEA2的Datasheet PDF文件第63页浏览型号5CSEA2的Datasheet PDF文件第64页浏览型号5CSEA2的Datasheet PDF文件第66页浏览型号5CSEA2的Datasheet PDF文件第67页浏览型号5CSEA2的Datasheet PDF文件第68页浏览型号5CSEA2的Datasheet PDF文件第69页  
Chapter 2: Device Datasheet for Cyclone V Devices  
2–35  
I/O Timing  
Remote System Upgrades Circuitry Timing Specification  
Table 2–39 lists the timing parameter specifications for the remote system upgrade  
circuitry.  
Table 2–39. Remote System Upgrade Circuitry Timing Specification for Cyclone V Devices—  
Preliminary  
Parameter  
Minimum  
Maximum  
Unit  
(1)  
(3)  
40  
MHz  
tMAX_RU_CLK  
(2)  
tRU_nCONFIG  
250  
250  
ns  
ns  
tRU_nRSTIMER  
Notes to Table 2–39:  
(1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE_UPDATE  
megafunction, the clock user-supplied to the ALTREMOTE_UPDATE megafunction must meet this specification.  
(2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the  
minimum timing specification. For more information, refer to “Remote System Upgrade State Machine” in the  
Device Interfaces and Integration Basics for Cyclone V Devices chapter.  
(3) This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE megafunction high for the  
minimum timing specification. For more information, refer to “User Watchdog Timer” in the Device Interfaces and  
Integration Basics for Cyclone V Devices chapter.  
User Watchdog Internal Oscillator Frequency Specification  
Table 2–40 lists the frequency specifications for the user watchdog internal oscillator.  
Table 2–40. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V  
Devices—Preliminary  
Minimum  
Typical  
Maximum  
Unit  
5.3  
7.9  
12.5  
MHz  
I/O Timing  
Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the  
Quartus II Timing Analyzer.  
Excel-based I/O timing provides pin timing performance for each device density and  
speed grade. The data is typically used prior to designing the FPGA to get an estimate  
of the timing budget as part of the link timing analysis. The Quartus II Timing  
Analyzer provides a more accurate and precise I/O timing data based on the specifics  
of the design after you complete place-and-route.  
1
The Excel-based I/O Timing spreadsheet will be available in the future release of the  
Quartus II software.  
February 2012 Altera Corporation  
Cyclone V Device Handbook  
Volume 1: Device Overview and Datasheet