欢迎访问ic37.com |
会员登录 免费注册
发布采购

1.2-VLVCMOS 参数 Datasheet PDF下载

1.2-VLVCMOS图片预览
型号: 1.2-VLVCMOS
PDF下载: 下载PDF文件 查看货源
内容描述: 这chapterdescribes的电气特性,开关特性,以及Cyclone III器件的I / O时序。词库也包含供您参考 [This chapterdescribes the electric characteristics, switching characteristics,and I/O timing for Cyclone III devices. A glossary is also included for your reference]
分类和应用: 开关
文件页数/大小: 34 页 / 836 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号1.2-VLVCMOS的Datasheet PDF文件第16页浏览型号1.2-VLVCMOS的Datasheet PDF文件第17页浏览型号1.2-VLVCMOS的Datasheet PDF文件第18页浏览型号1.2-VLVCMOS的Datasheet PDF文件第19页浏览型号1.2-VLVCMOS的Datasheet PDF文件第21页浏览型号1.2-VLVCMOS的Datasheet PDF文件第22页浏览型号1.2-VLVCMOS的Datasheet PDF文件第23页浏览型号1.2-VLVCMOS的Datasheet PDF文件第24页  
1–20  
Chapter 1: Cyclone III Device Datasheet  
Switching Characteristics  
Table 1–28. Cyclone III Devices Mini-LVDS Transmitter Timing Specifications (1), (2) (Part 2 of 2)  
C6  
C7, I7  
Typ  
C8, A7  
Typ  
Symbol  
Modes  
Unit  
Min  
Typ  
Max  
Min  
Max  
Min  
Max  
Output jitter  
(peak to  
peak)  
500  
500  
550  
ps  
ps  
20 – 80%,  
tRISE  
500  
500  
500  
C
LOAD = 5 pF  
20 – 80%,  
tFALL  
500  
1
500  
1
500  
1
ps  
C
LOAD = 5 pF  
(3)  
tLOCK  
ms  
Notes to Table 1–28:  
(1) Applicable for true and emulated mini-LVDS transmitter.  
(2) True mini-LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS transmitter is supported  
at the output pin of all I/O banks.  
(3) tLOCK is the time required for the PLL to lock from the end of device configuration.  
Cyclone III Device Handbook  
Volume 2  
July 2012 Altera Corporation  
 复制成功!