欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS29LV400B-90SI 参数 Datasheet PDF下载

AS29LV400B-90SI图片预览
型号: AS29LV400B-90SI
PDF下载: 下载PDF文件 查看货源
内容描述: 3V 512K ×8 / 256K ×16的CMOS闪存EEPROM [3V 512K x 8/256K x 16 CMOS Flash EEPROM]
分类和应用: 闪存可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 26 页 / 254 K
品牌: ALSC [ ALLIANCE SEMICONDUCTOR CORPORATION ]
 浏览型号AS29LV400B-90SI的Datasheet PDF文件第1页浏览型号AS29LV400B-90SI的Datasheet PDF文件第2页浏览型号AS29LV400B-90SI的Datasheet PDF文件第3页浏览型号AS29LV400B-90SI的Datasheet PDF文件第4页浏览型号AS29LV400B-90SI的Datasheet PDF文件第6页浏览型号AS29LV400B-90SI的Datasheet PDF文件第7页浏览型号AS29LV400B-90SI的Datasheet PDF文件第8页浏览型号AS29LV400B-90SI的Datasheet PDF文件第9页  
$6/9
Š
0RGH GHILQLWLRQV
Description
Selected by A9 = V
ID
(9.5V–10.5V),
C E
=
O E
= A1 = A6 = L, enabling outputs.
ID MFR code,
When A0 is low (V
IL
) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products.
device code
When A0 is high (V
IH
), D
OUT
represents the device code for the AS29LV400.
Selected with
CE
=
O E
= L,
WE
= H. Data is valid in t
ACC
time after addresses are stable, t
CE
after
C E
is low
Read mode
and t
OE
after
O E
is low.
Selected with
C E
= H. Part is powered down, and I
CC
reduced to <1.0 µA when
C E
= V
CC
± 0.3V =
RE S E T
.
If activated during an automated on-chip algorithm, the device completes the operation before entering
Standby
standby.
Output disable Part remains powered up; but outputs disabled with
O E
pulled high.
Selected with CE = WE = L, OE = H. Accomplish all Flash erasure and programming through the command
register. Contents of command register serve as inputs to the internal state machine. Address latching occurs
Write
on the falling edge of WE or CE, whichever occurs later. Data latching occurs on the rising edge WE or CE,
whichever occurs first. Filters on WE prevent spurious noise events from appearing as write commands.
Hardware protection circuitry implemented with external programming equipment causes the device to
Enable
disable program and erase operations for specified sectors. For in-system sector protection, refer to Sector
sector protect
protect algorithm on page 12.
Disables sector protection for all sectors using external programming equipment. All sectors must be
Sector
protected prior to sector unprotection. For in-system sector unprotection, refer to Sector unprotect
unprotect
algorithm on page 12.
Verifies write protection for sector. Sectors are protected from program/erase operations on commercial
Verify sector
programming equipment. Determine if sector protection exists in a system by writing the ID read command
protect/
sequence and reading location XXX02h, where address bits A12–17 select the defined sector addresses. A
unprotect
logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporarily disables sector protection for in-system data changes to protected sectors. Apply +10V to
R ES E T
Temporary
to activate temporary sector unprotect mode. During temporary sector unprotect mode, program protected
sector
sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal
unprotect
of +10V from
R ES E T
.
Resets the interal state machine to read mode. If device is programming or erasing when RESET = L, data
RE SE T
may be corrupted.
Deep
Hold RESET low to enter deep power down mode (
<
1 µA). Recovery time to start of first read cycle is 50ns.
power down
Enabled automatically when addresses remain stable for 300ns. Typical current draw is 1 µA. Existing data is
Automatic
available to the system during this mode. If an address is changed, automatic sleep mode is disabled and new
sleep mode
data is returned within standard access times.
Item
9/26/01; V.0.9.9.2
$OOLDQFH 6HPLFRQGXFWRU
P. 5 of 26