2064 THRU 2069
QUAD 1.5 A DARLINGTON
SWITCHES
SELECTION GUIDE
5
Part
Number*
Max.
VCEX
Min.
VCE(SUS)
Max.
VIN
R
= 6.0°C/W
θJT
Application
4
3
ULN2064B
ULN2064LB
ULN2065B
ULN2065LB
50 V
80 V
35 V
50 V
15 V
15 V
TTL, DTL, Schottky TTL,
and 5 V CMOS
ULN2068B
ULN2068LB
ULN2069B
ULN2069LB
50 V
80 V
35 V
50 V
15 V
15 V
TTL, DTL, Schottky TTL,
and 5 V CMOS
SUFFIX 'B', R
= 43°C/W
θJA
2
1
0
* Suffix ‘B’ is a 16-pin DIP; ‘LB’ is a 20-lead SOIC.
SUFFIX 'LB', R
50
= 60°C/W
θJA
25
75
100
125
150
TEMPERATURE IN °C
Dwg. GP-049-3
TEST FIGURES
OPEN
OPEN
OPEN
V
OPEN
CE
I
IN
µA
V
mA
OPEN
IN
I
I
CEX
I
I
C
B
OPEN
C
V
IN
V
V
V
V
CE
CE
Dwg. No. A-9732A
Dwg. No. A-9729A
Dwg. No. A-10,350
Dwg. No. A-10,349
FIGURE 1
FIGURE 2
FIGURE 3
FIGURE 4
V
S
OPEN
OPEN
V
R
I
S
mA
µA
I
R
I
F
V
I
V
V
OPEN
C
IN
IN
V
F
V
V
OPEN
I
V
C
CE
Dwg. No. A-9734A
Dwg. No. A-9735A
Dwg. No. A-9736
Dwg. No. A-10,351
FIGURE 5
FIGURE 6
FIGURE 7
FIGURE 8
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
Copyright © 1977, 2000 Allegro MicroSystems, Inc.
2
ALLEGRO [ ALLEGRO MICROSYSTEMS ]
