ASAHI KASEI
[AK4644]
1/fs
VIH
VIL
LRCK
tLRCKH
tBCK
tBLR
VIH
VIL
BICK
(BCKP = "0")
tBCKH
tBCKL
VIH
VIL
BICK
(BCKP = "1")
Figure 7. Clock Timing (PLL Slave mode; PLL Reference Clock = LRCK or BICK pin, DSP mode, MSBS = “0”)
1/fs
VIH
LRCK
VIL
tLRCKH
tBCK
tBLR
VIH
VIL
BICK
(BCKP = "1")
tBCKH
tBCKL
VIH
VIL
BICK
(BCKP = "0")
Figure 8. Clock Timing (PLL Slave mode; PLL Reference Clock = LRCK or BICK pin, DSP mode, MSBS = “1”)
MS0477-E-01
2006/10
- 18 -