欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4634EC 参数 Datasheet PDF下载

AK4634EC图片预览
型号: AK4634EC
PDF下载: 下载PDF文件 查看货源
内容描述: [Consumer Circuit, PBGA29, 2.50 X 3 MM, 0.50 MM PITCH, CSP-29]
分类和应用: 商用集成电路
文件页数/大小: 87 页 / 1043 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4634EC的Datasheet PDF文件第78页浏览型号AK4634EC的Datasheet PDF文件第79页浏览型号AK4634EC的Datasheet PDF文件第80页浏览型号AK4634EC的Datasheet PDF文件第81页浏览型号AK4634EC的Datasheet PDF文件第83页浏览型号AK4634EC的Datasheet PDF文件第84页浏览型号AK4634EC的Datasheet PDF文件第85页浏览型号AK4634EC的Datasheet PDF文件第86页  
[AK4634]  
Speaker-amp Output  
FS3-0 bits  
XXXX  
XXXX  
(Addr:05H,  
Example:  
PLL Master Mode  
Audio I/F Format: MSB justified  
Sampling Frequency: 16kHz  
SPKG bit = “1”  
D5,D2-0)  
(1)  
(13)  
DACS bit  
(Addr:02H, D3)  
ALC2 : ON  
(2)  
ALC2 setting:Refer to Table 33  
HPF : ON (fc=150Hz)  
5 band EQ : OFF  
ALC2 Control 1  
(Addr:06H)  
XXH  
XXH  
XXH  
(1) Addr:05H, Data:A2H  
(3)  
ALC2 Control 2  
(Addr:10H)  
XXH  
XXH  
4XH  
0A  
(2) Addr:02H, Data:20H  
(4)  
(3) Addr:06H, Data:14H  
(4) Addr:0BH, Data:28H  
(5) Addr:0AH, Data:91H  
(6) Addr:07H, Data:C1H  
(7) Addr:03H, Data:0AH  
(8-1) Addr:1CH, Data:16H  
(8-2) Addr:1DH, Data:1FH  
(8-3) Addr:1EH, Data:2BH  
(8-4) Addr:1FH, Data:1EH  
(9) Addr:11H, Data:11H  
(10) Addr:00H, Data:D4H  
(11) Addr:02H, Data:A0H  
Playback  
OVOL7-0 bits  
(Addr:0AH)  
XXH  
(5)  
ALC2 Control 3  
(Addr:07H)  
XXH  
(6)  
Signal Select  
(Addr:03H)  
00H  
(7)  
Filter Co-ef  
(Addr:1CH-1FH)  
XX....X  
XX....X  
(8)  
Filter Select  
(Addr:11H, D5-4, D0 )  
XX, X  
X1, 1  
(9)  
ALC2 State  
ALC2 Disable  
ALC2 Disable  
ALC2 Enable  
PMPFIL bit  
(Addr:00H, D7)  
(14)  
PMDAC bit  
(Addr:00H, D2)  
(10)  
PMSPK bit  
(Addr:00H, D4)  
(11)  
SPOUTE bit  
(Addr:02H, D7)  
(12)  
(12) Addr:02H, Data:20H  
(13) Addr:02H, Data:00H  
(14) Addr:00H, Data:40H  
SPP pin  
SPN pin  
VSS  
Normal Output  
VSS  
VSS  
VSS  
Normal Output  
VSS  
VSS  
Figure 65. Speaker-Amp Output Sequence  
<Example>  
In case of fs=16kHz. Refer to the Table 35 for changing ALC2 parameter.  
At first, clocks should be supplied according to “Clock Set Up” sequence.  
(1) Set up a sampling frequency (FS3-0 bits). When the AK4634 is PLL mode, DAC and Speaker-Amp should be  
powered-up in consideration of PLL lock time after a sampling frequency is changed.  
(2) Set up the path of “DAC SPK-Amp”: DACS bit = “0” “1”  
(3) Set up Timer Select for ALC2 (Addr: 06H)  
(4) Set up REF value for ALC2 (Addr: 08H)  
(5) Set up OVOL value, RGAIN1 and LMTH1 for ALC2 (Addr: 10H)  
(6) Set up LMTH0, RGAIN0, LMAT1-0, ZELM and ALC2 bit (Addr: 07H)  
(7) Set up the Programmable Filter Path and SPK-Amp Gain:  
PFDAC bit = “1”, ADCPF bit = “0”, SPKG bit = “X”  
(8) Set up Coefficient of the Programmable Filter (HPF/EQ) Addr: 1C ~ 1FH, 2CH ~ 2FH, 32H ~ 4FH  
(9) Switch ON/OFF of the Programmable Filter  
It is recommended that HPF bit =“1”.  
(10) Power-up of the DAC, SPK-Amp and Programmable Filter:  
PMDAC bit = PMSPK bit = PMPFIL bit = “0” “1”  
(11) Enable Speaker Output: SPOUTE bit = “0” “1”  
1ms or more time is needed before setting SPOUTE bit = “1”after setting PMSPK bit = “1”.  
(12) Disable Speaker Output: SPOUTE bit = “1” “0”  
(13) Disable the path of “DAC SPK-Amp”: DACS bit = “1” “0”.  
(14) Power down of the DAC, SPK-Amp and Programmable Filter:  
PMDAC bit = PMSPK bit = PMPFIL bit = “1”Æ “0”  
MS0983-E-00  
2008/07  
- 82 -  
 复制成功!