[AK4612]
1/fCLK
VIH
VIL
MCKI
tCLKH
tCLKL
1/fMCK
MCKO
50%TVDD1
tdMCKH
tdMCKL
dMCK
= tdMCKH (or tdMCKL) x fMCK x 100
1/fs
LRCK
50%TVDD1
tdLRKH
tdLRKL
dLRK
= tdLRKH (or tdLRKL) x fs x 100
1/fBCK
50%TVDD1
BICK
tdBCKH
tdBCKL
dBCK
= tdBCKH (or tdBCKL) x fBCLK x 100
Figure 5. クロックタイミング(TDM1/0 bits = “00” & Master mode)
1/fCLK
VIH
VIL
MCKI
tCLKH
tCLKL
1/fMCK
MCKO
50%TVDD1
tdMCKH
tdMCKL
dMCK
= tdMCKH (or tdMCKL) x fMCK x 100
1/fs
LRCK
50%TVDD1
tLRH
1/fBCK
50%TVDD1
BICK
tdBCKH
tdBCKL
dBCK
= tdBCKH (or tdBCKL) x fBCLK x 100
Figure 6. クロックタイミング(TDM1/0 bits = “00”以外& Master mode)
MS1039-J-01
2009/06
- 21 -
AKM [ ASAHI KASEI MICROSYSTEMS ]
