欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4527VQ 参数 Datasheet PDF下载

AK4527VQ图片预览
型号: AK4527VQ
PDF下载: 下载PDF文件 查看货源
内容描述: [Consumer Circuit, PQFP44, LQFP-44]
分类和应用: 商用集成电路
文件页数/大小: 33 页 / 326 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4527VQ的Datasheet PDF文件第3页浏览型号AK4527VQ的Datasheet PDF文件第4页浏览型号AK4527VQ的Datasheet PDF文件第5页浏览型号AK4527VQ的Datasheet PDF文件第6页浏览型号AK4527VQ的Datasheet PDF文件第8页浏览型号AK4527VQ的Datasheet PDF文件第9页浏览型号AK4527VQ的Datasheet PDF文件第10页浏览型号AK4527VQ的Datasheet PDF文件第11页  
ASAHI KASEI
[AK4527]
No.
23
24
25
26
27
28
29
30
31
32
33
Pin Name
LOUT3
ROUT3
LOUT2
ROUT2
LOUT1
ROUT1
LIN-
LIN+
RIN-
RIN+
DZF2
I/O
O
O
O
O
O
O
I
I
I
I
O
Function
DAC3 Lch Analog Output Pin
DAC3 Rch Analog Output Pin
DAC2 Lch Analog Output Pin
DAC2 Rch Analog Output Pin
DAC1 Lch Analog Output Pin
DAC1 Rch Analog Output Pin
Lch Analog Negative Input Pin
Lch Analog Positive Input Pin
Rch Analog Negative Input Pin
Rch Analog Positive Input Pin
Zero Input Detect 2 Pin
(Note 3)
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input data,
this pin goes to “H”. This pin is always “L” if P/S = “H”.
Common Voltage Output Pin, AVDD/2
Large external capacitor around 2.2µFis used to reduce power-supply noise.
Positive Voltage Reference Input Pin, AVDD
Analog Power Supply Pin, 4.5V~5.5V
Analog Ground Pin, 0V
Zero Input Detect 1 Pin
(Note 3)
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input data,
this pin goes to “H”. This pin is always “L” if P/S = “H”.
Master Clock Input Pin
Parallel/Serial Select Pin
“L”: Serial control mode, “H”: Parallel control mode
Audio Data Interface Format 0 Pin in parallel control mode
Chip Select Pin in serial control mode
Audio Data Interface Format 1 Pin in parallel control mode
Control Data Clock Pin in serial control mode
Loopback Mode 0 Pin in parallel control mode
Enables digital loop-back from ADC to 3 DACs.
Control Data Input Pin in serial control mode
Loopback Mode 1 Pin
(Note 1)
Enables all 3 DAC channels to be input from SDTI1.
34
35
36
37
38
VCOM
VREFH
AVDD
AVSS
DZF1
O
I
-
-
O
39
40
41
42
43
MCLK
P/S
DIF0
CSN
DIF1
CCLK
LOOP0
CDTI
LOOP1
I
I
I
I
I
I
I
I
I
44
Notes: 1. SDOS, SMUTE, DFS, ICKS2-0 and LOOP1 pins are ORed with register data if P/S = “L”.
2. DEM1-0 pins are ORed with register data of DEMA1-C0 bits if P/S = “L”.
DEM1 pin = “H”: DEMA1 = DEMB1 = DEMC1 = “1”,
DEM0 pin = “H”: DEMA0 = DEMB0 = DEMC0 = “1”.
3. The group 1 and 2 can be selected by DZFM2-0 bits if P/S = “L”.
4. All input pins should not be left floating.
M0079-E-01
-7-
2000/05