欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK2358F 参数 Datasheet PDF下载

AK2358F图片预览
型号: AK2358F
PDF下载: 下载PDF文件 查看货源
内容描述: 基带LSI的Europian无绳电话( CTI , CTI + ) [Base-band LSI for Europian Cordless Telephones(CTI, CTI+)]
分类和应用: 无绳电话集成电路电信集成电路电信电路光电二极管无绳技术
文件页数/大小: 26 页 / 647 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK2358F的Datasheet PDF文件第3页浏览型号AK2358F的Datasheet PDF文件第4页浏览型号AK2358F的Datasheet PDF文件第5页浏览型号AK2358F的Datasheet PDF文件第6页浏览型号AK2358F的Datasheet PDF文件第8页浏览型号AK2358F的Datasheet PDF文件第9页浏览型号AK2358F的Datasheet PDF文件第10页浏览型号AK2358F的Datasheet PDF文件第11页  
ASAHI KASEI
Pin No.
6
7
8
Pin name
MOD
Ws
TCLK
1/0
o
o
[AK2358FI
Function
Output pin of the modulated transmission signal.
A load impedance larger than 10kQ can be driven.
Negative power supply pin.
Clock output pin for the MSK data transmission.
A 2.4kHz clock is put out by setting the internal
register TDE to “O”. If the register is set to “1”,
it goes “H” level.
MSK transmission data input pin.
Data are latched synchronizing with the TCLK rising
edge.
Serial data input and output pin.
MSK signal reception flag output and Frame detection
signal output pin.
This pin puts out two types of information,
depending on the status of the internal register
FSL. If FSL is “l”, it is klSK signal reception mode,
so the pin reaches low after 8 bits of the MSK
reception signal have been written to the data
register. If FSL is “O”, it is the frame detection
signal output mode, so the low pulse is put out
after a frame pattern is detected.
Clock input pin for serial data 1/0.
Serial data 1/0 control pin.
Crystal oscillator connection pin.
The reference clock IC is generated by connecting a
3.58MHz crystal oscillator parallel to a lMf2
resistor between this pin and XIN pin. In case of
external clock operation, connect XOUT pin to VSS
and apply the clock to XIN.
Crystal oscillator connection pin.
Positive power supply pin.
Expander output pin.
Reception voice input pin.
This is the inverting input of AMP3. It composes a
smoothing filter by external resistor and capacitor.
Reception voice output pin.
This is the output pin of AVP3. A load impedance
more than 10kQ can be driven.
Receiver amplifier output pins.
Connect the ceramic receiver between these two pins.
AMP2 output pin.
Demodulated receiving signal input pin.
This is the inverting input of AUP2. [t composes a
prefilter with external resistor and capacitor.
Analog ground pin for the reception systcm.
Connect the capacitor (o stabilize analog ground.
9
TDATA
I
10
11
DI/O
RFD/FD
1 / 0
o
12
13
14
SCLK
DIR
XOUT
I
I
I
‘1 5
16
17
18
XIN
VDD
EXPOUT
RXAFIN
o
o
I
19
RXAF
o
20
21
22
23
BUFON
BUFOP
RXINO
RXIN
o
o
o
I
24
RiGiYD
o
0152-E-00
6-
199612