7
Typical Applications for
HSMP-489x Low
Inductance Series
Microstrip Series Connection
for HSMP-489x Series
In order to take full advantage of
the low inductance of the
HSMP-489x series when using
them in series applications, both
lead 1 and lead 2 should be
connected together, as shown in
Figure 17.
3
50 OHM MICROSTRIP LINES
PAD CONNECTED TO
GROUND BY TWO
VIA HOLES
Figure 18. Circuit Layout.
Co-Planar Waveguide Shunt
Connection for HSMP-489x
Series
Co-Planar waveguide, with
ground on the top side of the
printed circuit board, is shown in
Figure 20. Since it eliminates the
need for via holes to ground, it
offers lower shunt parasitic
inductance and higher maximum
attenuation when compared to a
microstrip circuit.
Co-Planar Waveguide
Groundplane
1.5 nH
1.5 nH
Center Conductor
Groundplane
1
HSMP-489x
2
0.3 pF
Figure 16. Internal Connections.
0.3 nH
Figure 20. Circuit Layout.
0.3 nH
Figure 19. Equivalent Circuit.
Figure 17. Circuit Layout.
0.3 pF
0.75 nH
Microstrip Shunt Connections
for HSMP-489x Series
In Figure 18, the center conductor
of the microstrip line is inter-
rupted and leads 1 and 2 of the
HSMP-489x diode are placed
across the resulting gap. This
forces the 1.5 nH lead inductance
of leads 1 and 2 to appear as part
of a low pass filter, reducing the
shunt parasitic inductance and
increasing the maximum available
attenuation. The 0.3 nH of shunt
inductance external to the diode
is created by the via holes, and is
a good estimate for 0.032" thick
material.
Equivalent Circuit Model
HSMP-389x Chip*
R
s
R
j
Figure 21. Equivalent Circuit.
0.5
Ω
C
j
0.12 pF*
* Measured at -20 V
R
T
= 0.5 + R
j
C
T
= C
P
+ C
j
20
R
j
=
0.9
Ω
I
I = Forward Bias Current in mA
A SPICE model is not available
for PIN diodes as SPICE does not
provide for a key PIN diode
characteristic, carrier lifetime.
* See AN1124 for package models