欢迎访问ic37.com |
会员登录 免费注册
发布采购

HDMP-1032 参数 Datasheet PDF下载

HDMP-1032图片预览
型号: HDMP-1032
PDF下载: 下载PDF文件 查看货源
内容描述: 1.4 GBd的发射器/接收器芯片组与CIMT编码器/解码器和可变数据速率 [1.4 GBd Transmitter/Receiver Chip Set with CIMT Encoder/Decoder and Variable Data Rate]
分类和应用: 解码器编码器
文件页数/大小: 32 页 / 348 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HDMP-1032的Datasheet PDF文件第2页浏览型号HDMP-1032的Datasheet PDF文件第3页浏览型号HDMP-1032的Datasheet PDF文件第4页浏览型号HDMP-1032的Datasheet PDF文件第5页浏览型号HDMP-1032的Datasheet PDF文件第6页浏览型号HDMP-1032的Datasheet PDF文件第7页浏览型号HDMP-1032的Datasheet PDF文件第8页浏览型号HDMP-1032的Datasheet PDF文件第9页  
Agilent HDMP-1032/1034
Transmitter/Receiver
Chip Set
Data Sheet
Features
• 3.3 V supply, low power
dissipation
590 mW Tx, 660 mW Rx
• On-chip encode/decode using
Conditional Inversion Master
Transition (CIMT) protocol
1.4 GBd Transmitter/Receiver Chip Set with
CIMT Encoder/Decoder and Variable Data Rate.
Description
The HDMP-1032 transmitter and
HDMP-1034 receiver are used
together to build a high-speed
data link for point-to-point
communication. These silicon
bipolar transmitter and receiver
chips are housed in standard
plastic 64 pin PQFP packages.
From the user’s viewpoint, these
products can be thought of as a
“virtual ribbon cable” interface for
the transmission of data and con-
trol words. A parallel word loaded
into the Tx (transmitter) chip is
delivered to the Rx (receiver)
chip over a serial channel and is
then reconstructed into its origi-
nal parallel form. The channel
can be either a coaxial copper
cable or optical link
The chip set hides from the
user the complexity of encoding,
multiplexing, clock extraction,
demultiplexing and decoding. The
CIMT encoding scheme used en-
sures the DC balance of the serial
line. When data or control words
are not being sent the transmitter
sends idle words.
The serial data rate of the Tx/Rx
link is selectable in three ranges
and extends from 208 to 1120
Mbit/s. This translates into an
encoded serial rate of 260 to
1400 MBaud. The parallel data
interface is 16 bit TTL. A flag bit
is also present and can be used as
an extra 17th bit under the user’s
control. This bit can be used as
an even or odd word indicator
for dual-word transmission. The
encoding of the flag bit can be
scrambled to reduce the probabil-
ity of erroneous word alignment.
A user control space is also
provided. If TXCNTL is asserted
on the Tx chip, the least signifi-
cant 14 bits of the data will be
sent and the RXCNTL line on the
Rx chip will indicate the data is
a Control Word.
At the Rx, the PASS feature
allows the recovered words to
be clocked out with the local
• 1:N broadcast ready
configurable receiver inputs allow
multi-point data broadcast using a
single transmitter
• Parallel Automatic
Synchronization System (PASS)
allows receiver to read recovered
words with local reference clock
• Robust simplex mode
• Wide range serial rate
260-1400 MBaud (user selectable)
• 5 V tolerant TTL interface
16 or 17 Bits wide
• Low cost 64 pin plastic package
14x14 mm
2
PQFP
Applications
• Cellular base station
• ATM switch
• Backplane/bus extender
• Video, image acquisition
• Point to point data link
• Implement SCI-FI standard