欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCTL-2022 参数 Datasheet PDF下载

HCTL-2022图片预览
型号: HCTL-2022
PDF下载: 下载PDF文件 查看货源
内容描述: 正交解码器/计数器接口IC [Quadrature Decoder/Counter Interface ICs]
分类和应用: 解码器驱动程序和接口计数器接口集成电路光电二极管
文件页数/大小: 20 页 / 292 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCTL-2022的Datasheet PDF文件第3页浏览型号HCTL-2022的Datasheet PDF文件第4页浏览型号HCTL-2022的Datasheet PDF文件第5页浏览型号HCTL-2022的Datasheet PDF文件第6页浏览型号HCTL-2022的Datasheet PDF文件第8页浏览型号HCTL-2022的Datasheet PDF文件第9页浏览型号HCTL-2022的Datasheet PDF文件第10页浏览型号HCTL-2022的Datasheet PDF文件第11页  
Switching Characteristics
Table 5. Switching Characteristics
Max/Min specifications at V
DD
= 5.0
±
5%, T
A
= -40 to +100
O
C, C
L
= 40 pf
Symbol Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
t
CLK
t
CHH
t
CD
t
ODE
t
ODZ
t
SDV
t
XNYDV
t
CLH
t
SS
t
OS
t
XNYS
t
SH
t
OH
t
XNYH
t
RST
t
DCD
t
DSD
t
DOD
t
DXNYD
t
UDDX
t
UDDY
t
CHXD
t
CHYD
t
CLXD
t
CLYD
t
UDXH
t
UDYH
t
UDCXS
t
UDCYS
t
UDCXH
t
UDCYH
Clock Period
Pulse width, clock high
Delay time, rising edge of clock to valid, updated count information on
D0-7
Delay time, OEN fall to valid data
Delay time, OEN rise to Hi-Z state on D0-7
Delay time, SEL0~SEL1 valid to stable, selected data byte (delay to
High Byte = delay to Low Byte)
Delay time, XNY valid to stable, selected data byte.
Pulse width, clock low
Setup time, SEL1~SEL2 before clock fall
Setup time, OEN before clock fall
Setup time, XNY before clock fall
Hold time, SEL1~SEL2 after clock fall
Hold time, OEN after clock fall
Hold time, XNY after clock fall
Pulse width, RSTNX~RSTNY low
Hold time, last position count stable on D0-7 after clock rise
Hold time, last data byte stable after next SEL state change
Hold time, data byte stable after OEN rise
Hold time, data byte stable after XNY change
Delay time, U/DNX valid after clock rise
Delay time, U/DNY valid after clock rise
Delay time, CNTDECX or CNTCASX high after clock rise
Delay time, CNTDECY or CNTCASY high after clock rise
Delay time, CNTDECX or CNTCASX low after clock fall
Delay time, CNTDECY or CNTCASY low after clock fall
Hold time, U/DNX stable after clock rise
Hold time, U/DNY stable after clock rise
Setup time, U/DNX valid before CNTDECX or CNTCASX rise
Setup time, U/DNY valid before CNTDECY or CNTCASY rise
Hold time, U/DNX stable after CNTDECX or CNTCASX rise
Hold time, U/DNY stable after CNTDECY or CNTCASY: rise
15
12
12
12
0
0
0
10
2
2
2
2
4
4
4
4
4
4
2
2
Note 1
Note 1
Note 2
Note 2
29
29
31
31
31
31
1/f
31
29
29
29
29
Min.
Max.
33
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
1. tclk
max delay (item 20/21) + min delay (item 22/23)
2. tclk
max delay (item 22/23) + min delay (item 20/21)
7