欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL-2211 参数 Datasheet PDF下载

HCPL-2211图片预览
型号: HCPL-2211
PDF下载: 下载PDF文件 查看货源
内容描述: 低输入电流逻辑门光电耦合器 [Low Input Current Logic Gate Optocouplers]
分类和应用: 光电
文件页数/大小: 12 页 / 206 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCPL-2211的Datasheet PDF文件第2页浏览型号HCPL-2211的Datasheet PDF文件第3页浏览型号HCPL-2211的Datasheet PDF文件第4页浏览型号HCPL-2211的Datasheet PDF文件第5页浏览型号HCPL-2211的Datasheet PDF文件第6页浏览型号HCPL-2211的Datasheet PDF文件第7页浏览型号HCPL-2211的Datasheet PDF文件第8页浏览型号HCPL-2211的Datasheet PDF文件第9页  
H
Low Input Current Logic Gate
Optocouplers
Technical Data
HCPL-2200
HCPL-2219
• 2.5 kV/
µ
s Minimum Common
Mode Rejection (CMR) at
V
CM
= 400 V (HCPL-2219)
• Compatible with LSTTL,
TTL, and CMOS Logic
• Wide V
CC
Range (4.5 to 20 V)
• 2.5 Mbd Guaranteed over
Temperature
• Low Input Current (1.6 mA)
• Three State Output (No
Pullup Resistor Required)
• Guaranteed Performance
from 0
°
C to 85
°
C
• Hysteresis
• Safety Approval
UL Recognized -2500 V rms
for 1 minute
CSA Approved
VDE 0884 Approved with
V
IORM
= 630 V
peak
(HCPL-2219 Option 060
Only)
• MIL-STD-1772 Version
Available (HCPL-5200/1)
Features
• Ground Loop Elimination
• Pulse Transformer
Replacement
• Isolated Buss Driver
• High Speed Line Receiver
Description
The HCPL-2200/2219 are
optically coupled logic gates that
combine a GaAsP LED and an
integrated high gain photo
detector. The detector has a three
state output stage and has a
detector threshold with hysteresis.
The three state output eliminates
the need for a pullup resistor and
allows for direct drive of data
busses. The hysteresis provides
differential mode noise immunity
and eliminates the potential for
output signal chatter.
A superior internal shield on the
HCPL-2219 guarantees common
mode transient immunity of
2.5 kV/µs at a common mode
voltage of 400 volts.
Functional Diagram
NC 1
ANODE 2
CATHODE 3
NC 4
8 V
CC
7 V
O
6 V
E
5 GND
TRUTH TABLE
(POSITIVE LOGIC)
LED
ENABLE OUTPUT
ON
Z
H
OFF
Z
H
ON
H
L
OFF
L
L
SHIELD
Applications
• Isolation of High Speed
Logic Systems
• Computer-Peripheral
Interfaces
• Microprocessor System
Interfaces
A 0.1
µ
F bypass capacitor must be connected between pins 5 and 8.
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this
component to prevent damage and/or degradation which may be induced by ESD.
1-120
5965-3596E