欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL-0723 参数 Datasheet PDF下载

HCPL-0723图片预览
型号: HCPL-0723
PDF下载: 下载PDF文件 查看货源
内容描述: 50 MBd的2纳秒PWD高速CMOS光电耦合器 [50 MBd 2 ns PWD High Speed CMOS Optocoupler]
分类和应用: 光电输出元件
文件页数/大小: 13 页 / 236 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCPL-0723的Datasheet PDF文件第2页浏览型号HCPL-0723的Datasheet PDF文件第3页浏览型号HCPL-0723的Datasheet PDF文件第4页浏览型号HCPL-0723的Datasheet PDF文件第5页浏览型号HCPL-0723的Datasheet PDF文件第6页浏览型号HCPL-0723的Datasheet PDF文件第7页浏览型号HCPL-0723的Datasheet PDF文件第8页浏览型号HCPL-0723的Datasheet PDF文件第9页  
Agilent HCPL-7723 & HCPL-0723
50 MBd 2 ns PWD
High Speed CMOS Optocoupler
Data Sheet
Features
• +5 V CMOS compatibility
• High speed: 50 MBd min.
Description
Available in either 8-pin DIP or
SO-8 package style respectively, the
HCPL-7723 or HCPL-0723
optocoupler utilize the latest CMOS
IC technology to achieve out-
standing speed performance of
minimum 50 MBd data rate and
2 ns maximum pulse width
distortion.
Basic building blocks of HCPL-
7723/0723 are a CMOS LED
driver IC, a high speed LED and a
CMOS detector IC. A CMOS logic
input signal controls the LED
driver IC, which supplies current
to the LED. The detector IC
incorporates an integrated
photodiode, a high speed
transimpedance amplifier, and a
voltage comparator with an
output driver.
• 2 ns max. pulse width distortion
• 22 ns max. prop. delay
• 16 ns max. prop. delay skew
• 10 kV/µs min. common mode
rejection
• –40 to 85°C temperature range
• Safety and regulatory approvals
(Pending)
UL recognized
– 2500 V rms for 1 min. per UL1577
for HCPL-7723
– 3750 V rms for 1 min. per UL1577
for HCPL-0723
CSA component acceptance
notice #5
VDE 0884
– Viorm = 630 Vpeak for HCPL-7723
option 060
– Viorm = 560 Vpeak for HCPL-0723
option 060
Applications
• Digital fieldbus isolation: CC-Link,
DeviceNet, Profibus, SDS
• Isolated A/D or D/A conversion
• Multiplexed data transmission
• High Speed Digital Input/Output
• Computer peripheral interface
• Microprocessor system interface
Functional Diagram
**V
DD1
1
8
V
DD2
**
V
I
2
I
O
7
NC*
*
3
LED1
6
V
O
GND
1
4
SHIELD
5
GND
2
* PIN 3 IS THE ANODE OF THE INTERNAL LED AND MUST BE LEFT
UNCONNECTED FOR GUARANTEED DATASHEET PERFORMANCE.
PIN 7 IS NOT CONNECTED INTERNALLY.
** A 0.1 µF BYPASS CAPACITOR MUST BE CONNECTED BETWEEN
PINS 1 AND 4, AND 5 AND 8.
TRUTH TABLE
(POSITIVE LOGIC)
V
I
, INPUT
H
L
LED1
OFF
ON
V
O
, OUTPUT
H
L
CAUTION:
It is advised that normal static precautions be taken in handling and assembly of
this component to prevent damage and/or degradation, which may be induced by ESD.