欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL-0721 参数 Datasheet PDF下载

HCPL-0721图片预览
型号: HCPL-0721
PDF下载: 下载PDF文件 查看货源
内容描述: 40 ns的传播延迟CMOS光电耦合器 [40 ns Propagation Delay CMOS Optocoupler]
分类和应用: 光电输出元件
文件页数/大小: 18 页 / 438 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCPL-0721的Datasheet PDF文件第2页浏览型号HCPL-0721的Datasheet PDF文件第3页浏览型号HCPL-0721的Datasheet PDF文件第4页浏览型号HCPL-0721的Datasheet PDF文件第5页浏览型号HCPL-0721的Datasheet PDF文件第6页浏览型号HCPL-0721的Datasheet PDF文件第7页浏览型号HCPL-0721的Datasheet PDF文件第8页浏览型号HCPL-0721的Datasheet PDF文件第9页  
Agilent
HCPL-0720/7720 and HCPL-0721/7721
40 ns Propagation Delay,
CMOS Optocoupler
Data Sheet
Features
• +5 V CMOS compatibility
• 20 ns maximum prop. delay skew
Description
Available in either an 8-pin DIP or
SO-8 package style respectively, the
HCPL-772X or HCPL-072X
optocouplers utilize the latest
CMOS IC technology to achieve
outstanding performance with very
low power consumption. The
HCPL-772X/072X require only two
bypass capacitors for complete
CMOS compatability.
Basic building blocks of the
HCPL-772X/072X are a CMOS
LED driver IC, a high speed LED
and a CMOS detector IC. A CMOS
logic input signal controls the
LED driver IC which supplies
current to the LED. The detector
IC incorporates an integrated
photodiode, a high-speed
transimpedance amplifier, and a
voltage comparator with an
output driver.
• High speed: 25 MBd
• 40 ns max. prop. delay
• 10 kV/µs minimum common mode
rejection
• –40 to 85°C temperature range
• Safety and regulatory approvals
UL recognized
3750 V rms for 1 min. per
UL 1577
CSA component acceptance
notice #5
IEC/EN/DIN EN 60747-5-2
– V
IORM
= 630 Vpeak for
HCPL-772X option 060
– V
IORM
= 560 Vpeak for
HCPL-072X option 060
Applications
• Digital fieldbus isolation: CC-Link,
DeviceNet, Profibus, SDS
• AC plasma display panel level
shifting
• Multiplexed data transmission
• Computer peripheral interface
• Microprocessor system interface
Functional Diagram
TRUTH TABLE
(POSITIVE LOGIC)
V
I
, INPUT
V
I
2
I
O
*
3
LED1
GND
1
4
SHIELD
5
GND
2
6
V
O
7
NC*
H
L
LED1
OFF
ON
V
O
, OUTPUT
H
L
**V
DD1
1
8
V
DD2
**
* Pin 3 is the anode of the internal LED and must be left unconnected for
guaranteed data sheet performance. Pin 7 is not connected internally.
**A 0.1
µF
bypass capacitor must be connected between pins 1 and 4, and
5 and 8.
CAUTION:
It is advised that normal static precautions be taken in handling and assembly of this
component to prevent damage and/or degradation which may be induced by ESD.