欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL-0630 参数 Datasheet PDF下载

HCPL-0630图片预览
型号: HCPL-0630
PDF下载: 下载PDF文件 查看货源
内容描述: 高CMR ,高速TTL兼容光电耦合器 [High CMR, High Speed TTL Compatible Optocouplers]
分类和应用: 光电输出元件
文件页数/大小: 20 页 / 256 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCPL-0630的Datasheet PDF文件第8页浏览型号HCPL-0630的Datasheet PDF文件第9页浏览型号HCPL-0630的Datasheet PDF文件第10页浏览型号HCPL-0630的Datasheet PDF文件第11页浏览型号HCPL-0630的Datasheet PDF文件第13页浏览型号HCPL-0630的Datasheet PDF文件第14页浏览型号HCPL-0630的Datasheet PDF文件第15页浏览型号HCPL-0630的Datasheet PDF文件第16页  
Package Characteristics
All Typicals at T
A
= 25°C.
Parameter
Input-Output
Insulation
Input-Output
Momentary With-
stand Voltage**
Input-Output
Resistance
Input-Output
Capacitance
Input-Input
Insulation
Leakage Current
Resistance
(Input-Input)
Capacitance
(Input-Input)
Sym.
I
I-O
*
V
ISO
Package
Single 8-Pin DIP
Single SO-8
8-Pin DIP, SO-8
Widebody
OPT 020†
8-Pin DIP, SO-8
Widebody
8-Pin DIP, SO-8
Widebody
Dual Channel
2500
5000
5000
10
12
10
11
C
I-O
I
I-I
0.6
0.5
0.005
pF
0.6
µA
RH
45%, t = 5 s,
V
I-I
= 500 V
10
12
10
13
Min.
Typ.
Max.
1
Units
µA
V rms
Test Conditions
45% RH, t = 5 s,
V
I-O
= 3 kV dc, T
A
= 25°C
RH
50%, t = 1 min,
T
A
= 25°C
V
I-O
= 500 V dc
T
A
= 25°C
T
A
= 100°C
f = 1 MHz, T
A
= 25°C
Fig.
Note
20, 21
20, 21
20, 22
1, 20,
23
1, 20,
23
24
R
I-O
R
I-I
C
I-I
Dual Channel
Dual 8-Pin DIP
Dual SO-8
10
11
0.03
0.25
pF
f = 1 MHz
24
24
*JEDEC registered data for the 6N137. The JEDEC Registration specifies 0°C to 70°C. HP specifies -40°C to 85°C.
**The
Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output
continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable),
your equipment level safety specification or HP Application Note 1074 entitled “Optocoupler Input-Output Endurance Voltage.”
†For 6N137, HCPL-2601/2611/2630/2631/4661 only.
Notes:
1. Each channel.
2. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does
not exceed 20 mA.
3. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does
not exceed 15 mA.
4. Derate linearly above 80°C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package.
5. Bypassing of the power supply line is required, with a 0.1
µF
ceramic disc capacitor adjacent to each optocoupler as illustrated in
Figure 17. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20 mm.
6. The JEDEC registration for the 6N137 specifies a maximum I
OH
of 250
µA.
HP guarantees a maximum I
OH
of 100
µA.
7. The JEDEC registration for the 6N137 specifies a maximum I
CCH
of 15 mA. HP guarantees a maximum I
CCH
of 10 mA.
8. The JEDEC registration for the 6N137 specifies a maximum I
CCL
of 18 mA. HP guarantees a maximum I
CCL
of 13 mA.
9. The JEDEC registration for the 6N137 specifies a maximum I
EL
of –2.0 mA. HP guarantees a maximum I
EL
of -1.6 mA.
10. The t
PLH
propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the
rising edge of the output pulse.
11. The t
PHL
propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the
falling edge of the output pulse.
12. t
PSK
is equal to the worst case difference in t
PHL
and/or t
PLH
that will be seen between units at any given temperature and specified
test conditions.
13. See application section titled “Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew” for more information.
14. The t
ELH
enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V
point on the rising edge of the output pulse.
15. The t
EHL
enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point
on the falling edge of the output pulse.
16. CM
H
is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state
(i.e., V
O
> 2.0 V).
17. CM
L
is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state
(i.e., V
O
< 0.8 V).
18. For sinusoidal voltages, (|dV
CM
| / dt)
max
=
π
f
CM
V
CM
(p-p).
1-157