欢迎访问ic37.com |
会员登录 免费注册
发布采购

16951B 参数 Datasheet PDF下载

16951B图片预览
型号: 16951B
PDF下载: 下载PDF文件 查看货源
内容描述: 逻辑分析仪 [Logic Analyzer]
分类和应用:
文件页数/大小: 35 页 / 1054 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号16951B的Datasheet PDF文件第1页浏览型号16951B的Datasheet PDF文件第2页浏览型号16951B的Datasheet PDF文件第4页浏览型号16951B的Datasheet PDF文件第5页浏览型号16951B的Datasheet PDF文件第6页浏览型号16951B的Datasheet PDF文件第7页浏览型号16951B的Datasheet PDF文件第8页浏览型号16951B的Datasheet PDF文件第9页  
Data Acquisition and Stimulus
Timing/State Modules
Agilent logic analyzer modules
offer the speed, features, and
usability your digital development
team needs to quickly debug,
validate, and optimize your
digital system – at a price that
fits your budget.
Accurately measure precise
timing relationships
Make accurate high-speed timing
measurements with 4 GHz
(250 ps) high-speed timing zoom.
A parallel acquisition architecture
provides high-speed timing
measurements simultaneously
through the same probe
with other state or timing
measurements. Timing zoom
stays active all the time with no
tradeoffs. View data at high
resolution over longer periods of
time with 64 K deep timing zoom.
Automate measurement setup and
quickly gain diagnostic clues
Quickly get up and running by
automating your measurement
setup process. In addition, the
logic analyzer’s setup/hold
window (or sampling position)
and threshold voltage settings are
automatically determined so that
data on high-speed buses is
captured with the highest
accuracy. Auto Threshold and
Sample Position mode allows
you to...
• Obtain accurate and
reliable measurements
• Save time during
measurement setup
• Gain diagnostic clues
and identify problem
signals quickly
• Scan all signals and buses
simultaneously or just a few
• View results as a composite
display or as individual signals
• See skew between signals
and buses
• Find and fix inappropriate
clock thresholds
• Measure data valid windows
• Identify signal integrity
problems related to rise
times, fall times, data valid
window widths
Identify problem signals over
hundreds of channels simultaneously
As timing and voltage margins
continue to shrink, confidence
in signal integrity becomes an
increasingly vital requirement
in the design validation process.
Eye scan lets you acquire signal
integrity information on all the
buses in your design, under a
wide variety of operating
conditions, in a matter of
minutes. Identify problem signals
quickly for further investigation
with an oscilloscope. Results can
be viewed for each individual
signal or as a composite of
multiple signals or buses.
Figure 1. Identify problem signals quickly by viewing eye
diagrams across all buses and signals simultaneously.
3