欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT15530NC 参数 Datasheet PDF下载

ACT15530NC图片预览
型号: ACT15530NC
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS曼彻斯特编码器/解码器 [CMOS Manchester Encoder / Decoder]
分类和应用: 解码器电信集成电路编码器
文件页数/大小: 15 页 / 134 K
品牌: AEROFLEX [ AEROFLEX CIRCUIT TECHNOLOGY ]
 浏览型号ACT15530NC的Datasheet PDF文件第1页浏览型号ACT15530NC的Datasheet PDF文件第2页浏览型号ACT15530NC的Datasheet PDF文件第3页浏览型号ACT15530NC的Datasheet PDF文件第4页浏览型号ACT15530NC的Datasheet PDF文件第6页浏览型号ACT15530NC的Datasheet PDF文件第7页浏览型号ACT15530NC的Datasheet PDF文件第8页浏览型号ACT15530NC的Datasheet PDF文件第9页  
AC Characteristics  
Limits  
Sym  
Parameter  
Min  
0
Max  
Units  
MHz  
MHz  
ns  
fEC  
fESC  
tECR  
tECF  
fED  
tMR  
tE1  
15  
Encoder clock frequency  
Send clock frequency  
Encoder clock rise time  
Encoder clock fall time  
Data rate  
0
2.5  
-
8
-
8
ns  
0
1.25  
MHz  
ns  
150  
-
-
Master reset pulse width  
Shift clock delay  
Figure 7: Encoder Electrical  
Characteristics  
125  
ns  
tE2  
75  
75  
90  
100  
55  
150  
0
-
ns  
Serial data setup time  
Serial data hold time  
Enable setup time  
Enable pulse width  
Sync setup time  
tE3  
-
ns  
tE4  
-
-
ns  
tE5  
ns  
tE6  
-
ns  
tE7  
-
ns  
Sync pulse width  
tE8  
50  
130  
ns  
Send data delay  
tE9  
-
ns  
Bipolar output delay  
1. VDD = 5V ±10%, over full operating temperature range. 2. CL=50pF.  
Limits  
Sym  
Parameter  
Min  
Typ  
Max  
Units  
MHz  
MHz  
ns  
fDC  
tDCR  
tDCF  
fDD  
tDR  
tDRS  
tMR  
tD1  
0
-
15  
Decoder clock frequency  
Decoder clock rise time  
Decoder clock fall time  
Data rate  
-
-
8
-
-
8
0
-
1.25  
MHz  
ns  
150  
-
-
Decoder reset pulse width  
Decoder reset setup time  
Master reset pulse width  
Bipolar data pulse width  
Sync transition span  
One-Zero overlap  
75  
-
-
ns  
150  
-
-
ns  
tDC + 10  
-
-
-
ns  
Figure 8: Decoder Electrical  
Characteristics  
tD2  
-
-
18tDC  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tD3  
-
tDC - 10  
-
tD4  
-
6tDC  
Short data transition span  
Long data transition span  
Sync delay (on)  
tD5  
-
12tDC  
-
tD6  
-20  
0
-
-
-
-
-
-
-
110  
110  
80  
tD7  
Take data delay (on)  
Serial data out delay  
Sync delay (off)  
tD8  
tD9  
0
0
0
110  
110  
110  
tD10  
tD11  
Take data delay (off)  
Valid word delay  
1. VDD = 5V ±10%, over full operating temperature range. 2. CL=50pF.  
3. tDC = Decoder clock period = 1/fDC  
Aeroflex Circuit Technology  
5
SCD15530 REV B 7/28/99 Plainview NY (516) 694-6700