欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9583402QXXA 参数 Datasheet PDF下载

5962-9583402QXXA图片预览
型号: 5962-9583402QXXA
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道接收机 [Quad Receiver]
分类和应用: 接收机
文件页数/大小: 11 页 / 81 K
品牌: AEROFLEX [ AEROFLEX CIRCUIT TECHNOLOGY ]
 浏览型号5962-9583402QXXA的Datasheet PDF文件第1页浏览型号5962-9583402QXXA的Datasheet PDF文件第3页浏览型号5962-9583402QXXA的Datasheet PDF文件第4页浏览型号5962-9583402QXXA的Datasheet PDF文件第5页浏览型号5962-9583402QXXA的Datasheet PDF文件第6页浏览型号5962-9583402QXXA的Datasheet PDF文件第7页浏览型号5962-9583402QXXA的Datasheet PDF文件第8页浏览型号5962-9583402QXXA的Datasheet PDF文件第9页  
APPLICATIONS INFORMATION
The UT54LVDS032 receiver’s intended use is primarily in an
uncomplicated point-to-point configuration as is shown in
Figure 3. This configuration provides a clean signaling
environment for quick edge rates of the drivers. The receiver is
connected to the driver through a balanced media which may be
a standard twisted pair cable, a parallel pair cable, or simply
PCB traces. Typically, the characteristic impedance of the media
is in the range of 100Ω. A termination resistor of 100Ω should
be selected to match the media and is located as close to the
receiver input pins as possible. The termination resistor converts
the current sourced by the driver into voltages that are detected
by the receiver. Other configurations are possible such as a
multi-receiver configuration, but the effects of a mid-stream
connector(s), cable stub(s), and other impedance discontinuities,
as well as ground shifting, noise margin limits, and total
termination loading must be taken into account.
R
IN1-
R
IN1+
R
OUT1
EN
R
OUT2
R
IN2+
R
IN2-
V
SS
1
2
3
4
5
6
7
8
UT54LVDS032
Receiver
16
15
14
13
12
11
10
9
V
DD
R
IN4-
R
IN4+
R
OUT4
EN
R
OUT3
R
IN3+
R
IN3-
Figure 2. UT54LVDS032 Pinout
TRUTH TABLE
Enables
EN
L
EN
H
Input
R
IN+
- R
IN
-
X
V
ID
> 0.1V
V
ID
< -0.1V
Full Fail-safe
OPEN/SHORT or
Terminated
PIN DESCRIPTION
Pin No.
2, 6, 10, 14
1, 7, 9, 15
3, 5, 11, 13
4
12
16
8
Name
R
IN+
R
IN-
R
OUT
EN
EN
V
DD
V
SS
Description
Non-inverting receiver input pin
Inverting receiver input pin
Receiver output pin
Active high enable pin, OR-ed
with EN
Active low enable pin, OR-ed
with EN
Power supply pin, +5V + 10%
Ground pin
Output
R
OUT
Z
H
L
H
DATA
INPUT
ENABLE
1/4 UT54LVDS032
RT 100Ω
+
-
DATA
OUTPUT
1/4 UT54LVDS031
All other combinations
of ENABLE inputs
Figure 3. Point-to-Point Application
The UT54LVDS032 differential line receiver is capable of
detecting signals as low as 100mV, over a + 1V common-mode
range centered around +1.2V. This is related to the driver offset
voltage which is typically +1.2V. The driven signal is centered
around this voltage and may shift +1V around this center point.
The +1V shifting may be the result of a ground potential
difference between the driver’s ground reference and the
receiver’s ground reference, the common-mode effects of
coupled noise or a combination of the two. Both receiver input
pins should honor their specified operating input voltage range
of 0V to +2.4V (measured from each pin to ground).
2