欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADSP-BF561SBB500 参数 Datasheet PDF下载

ADSP-BF561SBB500图片预览
型号: ADSP-BF561SBB500
PDF下载: 下载PDF文件 查看货源
内容描述: Blackfin嵌入式对称多处理器 [Blackfin Embedded Symmetric Multiprocessor]
分类和应用:
文件页数/大小: 64 页 / 2516 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADSP-BF561SBB500的Datasheet PDF文件第2页浏览型号ADSP-BF561SBB500的Datasheet PDF文件第3页浏览型号ADSP-BF561SBB500的Datasheet PDF文件第4页浏览型号ADSP-BF561SBB500的Datasheet PDF文件第5页浏览型号ADSP-BF561SBB500的Datasheet PDF文件第6页浏览型号ADSP-BF561SBB500的Datasheet PDF文件第7页浏览型号ADSP-BF561SBB500的Datasheet PDF文件第8页浏览型号ADSP-BF561SBB500的Datasheet PDF文件第9页  
Blackfin Embedded
Symmetric Multiprocessor
ADSP-BF561
FEATURES
Dual symmetric 600 MHz high performance Blackfin cores
328K bytes of on-chip memory
(see
Each Blackfin core includes
Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
40-bit shifter
RISC-like register and instruction model for ease of pro­
gramming and compiler-friendly support
Advanced debug, trace, and performance monitoring
Wide range of operating voltages, (see
256-ball CSP_BGA (2 sizes) and 297-ball PBGA
package options
2 internal memory-to-memory DMAs and 1 internal memory
DMA controller
12 general-purpose 32-bit timers/counters with PWM
capability
SPI-compatible port
UART with support for IrDA
Dual watchdog timers
Dual 32-bit core timers
48 programmable flags (GPIO)
On-chip phase-locked loop capable of 0.5× to 64× frequency
multiplication
2 parallel input/output peripheral interface units supporting
ITU-R 656 video and glueless interface to analog front end
ADCs
2 dual channel, full duplex synchronous serial ports support­
ing eight stereo I
2
S channels
PERIPHERALS
Dual 12-channel DMA controllers
(supporting 24 peripheral DMAs)
2 memory-to-memory DMAs
VOLTAGE
REGULATOR
IRQ CONTROL/
WATCHDOG
TIMER
JTAG TEST
EMULATION
IRQ CONTROL/
WATCHDOG
TIMER
B
L1
INSTRUCTION
MEMORY
L1
DATA
MEMORY
B
L1
INSTRUCTION
MEMORY
L1
DATA
MEMORY
L2 SRAM
128K BYTES
UART
IrDA
SPI
SPORT0
CORE SYSTEM/BUS INTERFACE
IMDMA
CONTROLLER
SPORT1
EAB
DMA
CONTROLLER1
32
DEB
BOOT ROM
32
DAB
EXTERNAL PORT
FLASH/SDRAM CONTROL
PPI0
PPI1
PAB
DMA
CONTROLLER2
DAB
16
16
GPIO
TIMERS
Figure 1. Functional Block Diagram
Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.
Rev. E
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
©2009
Analog Devices, Inc. All rights reserved.