欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADSP-BF532SBBZ400 参数 Datasheet PDF下载

ADSP-BF532SBBZ400图片预览
型号: ADSP-BF532SBBZ400
PDF下载: 下载PDF文件 查看货源
内容描述: Blackfin嵌入式处理器 [Blackfin Embedded Processor]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器时钟
文件页数/大小: 56 页 / 672 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第15页浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第16页浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第17页浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第18页浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第20页浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第21页浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第22页浏览型号ADSP-BF532SBBZ400的Datasheet PDF文件第23页  
ADSP-BF531/ADSP-BF532/ADSP-BF533
SPECIFICATIONS
Component specifications are subject to change
without notice.
RECOMMENDED OPERATING CONDITIONS
Parameter
V
DDINT
V
DDEXT
V
DDRTC
V
IH
V
IHCLKIN
V
IL
1
Internal Supply Voltage
External Supply Voltage
Real-time Clock Power Supply Voltage
High Level Input Voltage
1, 2
@ V
DDEXT
=maximum
High Level Input Voltage
3
@ V
DDEXT
=maximum
Low Level Input Voltage
2, 4
@ V
DDEXT
=minimum
Minimum
0.8
2.25
2.25
2.0
2.2
–0.3
Nominal
1.2
2.5 or 3.3
Maximum
1.32
3.6
3.6
3.6
3.6
0.6
Unit
V
V
V
V
V
V
The ADSP-BF531/2/3 processor is 3.3 V tolerant (always accepts up to 3.6 V maximum V
IH
), but voltage compliance (on outputs, V
OH
) depends on the input V
DDEXT
, because
V
OH
(maximum) approximately equals V
DDEXT
(maximum). This 3.3 V tolerance applies to bidirectional pins (DATA15–0, TMR2–0, PF15–0, PPI3–0, RSCLK1–0,
TSCLK1–0, RFS1–0, TFS1–0, MOSI, MISO, SCK) and input only pins (BR, ARDY, PPI_CLK, DR0PRI, DR0SEC, DR1PRI, DR1SEC, RX, RTXI, TCK, TDI, TMS, TRST,
CLKIN, RESET, NMI, and BMODE1–0).
2
Parameter value applies to all input and bidirectional pins except CLKIN.
3
Parameter value applies to CLKIN pin only.
4
Parameter value applies to all input and bidirectional pins.
ELECTRICAL CHARACTERISTICS
Parameter
V
OH
V
OL
I
IH
I
IHP
I
IL
I
OZH
I
OZL
C
IN
1
2
High Level Output Voltage
Low Level Output Voltage
2
High Level Input Current
2
High Level Input Current JTAG
3
Low Level Input Current
4
Three-State Leakage Current
4
Three-State Leakage Current
5
Input Capacitance
5, 6
1
Test Conditions
@ V
DDEXT
=3.0V, I
OH
= –0.5 mA
@ V
DDEXT
=3.0V, I
OL
= 2.0 mA
@ V
DDEXT
=maximum, V
IN
= V
DD
maximum
@ V
DDEXT
=maximum, V
IN
= V
DD
maximum
@ V
DDEXT
=maximum, V
IN
= 0 V
@ V
DDEXT
= maximum, V
IN
= V
DD
maximum
@ V
DDEXT
= maximum, V
IN
= 0 V
f
IN
= 1 MHz, T
A
MBIENT
= 25°C, V
IN
= 2.5 V
Minimum
2.4
Maximum
0.4
10.0
20.0
10.0
10.0
10.0
8.0
Unit
V
V
µA
µA
µA
µA
µA
pF
Applies to output and bidirectional pins.
Applies to input pins except JTAG inputs.
3
Applies to JTAG input pins (TCK, TDI, TMS, TRST).
4
Applies to three-statable pins.
5
Applies to all signal pins.
6
Guaranteed, but not tested.
Rev. 0 |
Page 19 of 56 | March 2004