欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADSP-BF531WBBCZ-4A 参数 Datasheet PDF下载

ADSP-BF531WBBCZ-4A图片预览
型号: ADSP-BF531WBBCZ-4A
PDF下载: 下载PDF文件 查看货源
内容描述: Blackfin嵌入式处理器 [Blackfin Embedded Processor]
分类和应用:
文件页数/大小: 60 页 / 3025 K
品牌: ADI [ ADI ]
 浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第15页浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第16页浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第17页浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第18页浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第20页浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第21页浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第22页浏览型号ADSP-BF531WBBCZ-4A的Datasheet PDF文件第23页  
ADSP-BF531/ADSP-BF532  
Table 9. Pin Descriptions (Continued)  
Driver  
Pin Name  
Serial Ports  
RSCLK0  
RFS0  
Type Function  
Type1 Pull-Up/Down Requirement  
I/O SPORT0 Receive Serial Clock  
I/O SPORT0 Receive Frame Sync  
D
C
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
None  
DR0PRI  
DR0SEC  
TSCLK0  
TFS0  
I
I
SPORT0 Receive Data Primary  
SPORT0 Receive Data Secondary  
I/O SPORT0 Transmit Serial Clock  
I/O SPORT0 Transmit Frame Sync  
D
C
C
C
D
C
DT0PRI  
DT0SEC  
RSCLK1  
RFS1  
O
O
SPORT0 Transmit Data Primary  
SPORT0 Transmit Data Secondary  
I/O SPORT1 Receive Serial Clock  
I/O SPORT1 Receive Frame Sync  
DR1PRI  
DR1SEC  
TSCLK1  
TFS1  
I
I
SPORT1 Receive Data Primary  
SPORT1 Receive Data Secondary  
I/O SPORT1 Transmit Serial Clock  
I/O SPORT1 Transmit Frame Sync  
D
C
C
C
DT1PRI  
DT1SEC  
UART Port  
RX  
O
O
SPORT1 Transmit Data Primary  
SPORT1 Transmit Data Secondary  
I
UART Receive  
UART Transmit  
None  
None  
TX  
O
C
Real-Time Clock  
RTXI  
I
RTC Crystal Input  
Pull LOW when not used  
N/A  
RTXO  
O
RTC Crystal Output  
Clock  
CLKIN  
I
Clock/Crystal Input  
Crystal Output  
Needs to be at a Level or Clocking  
None  
XTAL  
O
Mode Controls  
RESET  
I
I
I
Reset  
Always Active if Core Power On  
Pull LOW when not used  
NMI  
Nonmaskable Interrupt  
Boot Mode Strap  
BMODE1–0  
Voltage Regulator  
VROUT1–0  
Supplies  
VDDEXT  
Pull-up or Pull-down Required  
O
External FET Drive  
N/A  
P
P
P
G
I/O Power Supply  
N/A  
N/A  
N/A  
N/A  
VDDINT  
Core Power Supply  
Real-Time Clock Power Supply  
External Ground  
VDDRTC  
GND  
1 Refer to Figure 28 on Page 43 to Figure 39 on Page 44.  
Rev. D  
|
Page 19 of 60  
|
August 2006