欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADM706ANZ 参数 Datasheet PDF下载

ADM706ANZ图片预览
型号: ADM706ANZ
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 监控
文件页数/大小: 8 页 / 144 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADM706ANZ的Datasheet PDF文件第1页浏览型号ADM706ANZ的Datasheet PDF文件第2页浏览型号ADM706ANZ的Datasheet PDF文件第3页浏览型号ADM706ANZ的Datasheet PDF文件第4页浏览型号ADM706ANZ的Datasheet PDF文件第6页浏览型号ADM706ANZ的Datasheet PDF文件第7页浏览型号ADM706ANZ的Datasheet PDF文件第8页  
ADM705–ADM708
Power-Fail Comparator
The power-fail comparator is an independent comparator that
may be used to monitor the input power supply. The comparator’s
inverting input is internally connected to a 1.25 V reference
voltage. The noninverting input is available at the PFI input.
This input may be used to monitor the input power supply via
a resistive divider network. When the voltage on the PFI input
drops below 1.25 V, the comparator output (PFO) goes low,
indicating a power failure. For early warning of power failure,
the comparator may be used to monitor the preregulator input
simply by choosing an appropriate resistive divider network.
The
PFO
output can be used to interrupt the processor so that
a shutdown procedure is implemented before the power is lost.
INPUT
POWER
R1
1.25V
POWER-FAIL PFI
INPUT
PFO
POWER-FAIL
OUTPUT
R
2
+
R
3
V
H
=
1.25 1
+ 
R
1]
R
2
×
R
3
[
1.25
V
CC
– 1.25
V
L
=
1.25
+
R
1
R
2
RE
R
1
+
R
2
V
MID
=
1.25
R
2
Valid
RESET
Below 1 V V
CC
The ADM70x family of products is guaranteed to provide a
valid reset level with V
CC
as low as 1 V; please refer to the Typi-
cal Performance Characteristics. As V
CC
drops below 1 V, the
internal transistor will not have sufficient drive to hold it ON so
the voltage on
RESET
will no longer be held at 0 V. A pull-down
resistor as shown in Figure 7 may be connected externally to
hold the line low if it is required.
ADM70x
R2
ADM70x
Figure 5. Power-Fail Comparator
Adding Hysteresis to the Power-Fail Comparator
RESET
GND
R1
For increased noise immunity, hysteresis may be added to the
power-fail comparator. Since the comparator circuit is non-
inverting, hysteresis can be added simply by connecting a
resistor between the
PFO
output and the PFI input as shown in
Figure 6. When
PFO
is low, resistor R3 sinks current from the
summing junction at the PFI pin. When
PFO
is high, resistor
R3 sources current into the PFI summing junction. This results
in differing trip levels for the comparator. Further noise immu-
nity may be achieved by connecting a capacitor between PFI
and GND.
7V TO 15V
INPUT POWER
R1
1.25V
PFI
R2
ADM663
5V
Figure 7.
RESET
Valid Below 1 V
V
CC
PFO
TO P NMI
ADM70x
R3
5V
PFO
0V
0V
V
L
V
IN
V
H
Figure 6. Adding Hysteresis to the Power-Fail Comparator
REV. B
–5–