ADM705/ADM706/ADM707/ADM708
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
RESET
RESET
MR
1
2
3
4
8
7
6
5
NC
MR
1
2
3
4
8
7
6
5
RESET
RESET
NC
MR
1
2
3
4
8
7
6
5
WDO
RESET
WDI
ADM708
ADM707/
ADM705/
PFO
PFI
V
CC
V
CC
ADM708
ADM706
TOP VIEW
(Not to Scale)
GND
TOP VIEW
GND
TOP VIEW
(Not to Scale)
V
GND
CC
PFI
PFO
(Not to Scale)
PFI
PFO
NC = NO CONNECT
NC = NO CONNECT
Figure 3. ADM705/ADM706 PDIP/SOIC
Pin Configuration
Figure 4. ADM707/ADM708 PDIP/SOIC
Pin Configuration
Figure 5. ADM708 MSOP
Pin Configuration
Table 3. Pin Function Descriptions
Pin Number
ADM705/
ADM706
Mnemonic (PDIP, SOIC)
ADM707/
ADM708
(PDIP, SOIC)
ADM708
(MSOP)
Description
MR
1
1
3
Manual Reset Input. When this pin is taken below 0.8 V, a reset is generated.
MR can be driven from TTL, CMOS logic, or from a manual reset switch as it is
internally debounced. An internal 250 μA pull-up current holds the input high
when floating.
VCC
GND
PFI
2
3
4
2
3
4
4
5
6
5 V Power Supply Input.
0 V Ground Reference for All Signals.
Power-Fail Input. PFI is the noninverting input to the power-fail comparator.
When PFI is less than 1.25 V, PFO goes low. If unused, PFI should be connected
to GND or VCC.
PFO
WDI
5
6
5
7
Power-Fail Output. PFO is the output from the power-fail comparator. It goes
low when PFI is less than 1.25 V.
N/A
N/A
Watchdog Input. WDI is a three-level input. If WDI remains either high or low
for longer than the watchdog timeout period, the watchdog output (WDO)
goes low. The timer resets with each transition at the WDI input. Either a high-
to-low or a low-to-high transition clears the counter. The internal timer is also
cleared whenever reset is asserted. The watchdog timer is disabled when WDI
is left floating or connected to a three-state buffer.
NC
RESET
N/A
7
6
7
8
1
No Connect.
Logic Output. RESET goes low for 200 ms when triggered. It can be trig-
gered either by VCC being below the reset threshold or by a low signal on the
manual reset input (MR). RESET remains low whenever VCC is below the reset
threshold (4.65 V in ADM705/ADM707, 4.40 V in ADM706/ADM708). It remains
low for 200 ms after VCC goes above the reset threshold or MR goes from low to
high. A watchdog timeout does not trigger RESET unless WDO is connected to MR.
WDO
8
N/A
8
N/A
2
Watchdog Output. WDO remains low until the watchdog timer is cleared. WDO
also goes low during low line conditions. Whenever VCC is below the reset
threshold, WDO goes low if the internal WDO remains low. As soon as VCC goes
above the reset threshold, WDO goes high.
RESET
N/A
Logic Output. RESET is an active high output suitable for systems that use
active high reset logic. It is the inverse of RESET.
Rev. G | Page 5 of 12
ADI [ ADI ]
